Silicon Design Validation, Senior Manager

Lattice Semiconductor

Maharashtra

On-site

INR 3,000,000 - 7,000,000

Full time

9 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Lattice Semiconductor is seeking a Senior Manager in Silicon Design Validation in India. The role leads a team assuring quality and performance of advanced semiconductor products from first silicon to production release.

Responsibilities include strategic oversight of validation plans, bench hardware/software requirements, and cross‑functional collaboration across design, verification, manufacturing, and quality teams. A strong background in high‑speed SerDes and FPGA-related work is essential.

Qualifications

  • 15+ years of experience in silicon validation, including 3–5 years in a leadership role.
  • Master or Bachelor’s degree in Electrical Engineering.
  • Proven track record in managing complex validation projects and leading cross‑functional teams.
  • Deep expertise in high‑speed SerDes interface characterization and protocol compliance testing (PCIe, Ethernet, SDI, CoaXpress, JESD204, MIPI, CSI/DSI‑2, USB, DisplayPort, HDMI).
  • Strong background in high‑speed board design, signal integrity evaluation, and debug.
  • Proficient in Verilog/VHDL and FPGA design implementation using industry‑standard tools.
  • Skilled in test automation development using Python and Perl.
  • Solid understanding of statistical analysis and tools such as JMP and R.
  • Hands‑on experience with bench equipment including BERT, VNA, oscilloscopes, and protocol analyzers.
  • Exposure to FPGA‑based emulation and prototyping environments.
  • Excellent written and verbal communication skills for effective collaboration across teams.
  • Highly self‑motivated, proactive, and strong in critical thinking and problem‑solving.

Responsibilities

  • Provide strategic oversight and technical direction for post‑silicon validation across first silicon to production release.
  • Oversee validation/characterization of analog, digital, and mixed‑signal IPs with robust coverage.
  • Lead cross‑functional collaboration between design, verification, manufacturing, test, quality, and marketing teams.
  • Drive bring‑up of new silicon products and coordinate datasheet preparation.
  • Lead post‑release customer issue resolution with internal teams.

Skills

Leadership
Silicon validation
High-speed SerDes
Verilog/VHDL
FPGA design
Python
Perl
Statistical analysis
Bench equipment
FPGA prototyping
Communication

Education

Electrical Engineering degree (Master or Bachelor's)

Tools

BERT
VNA
Oscilloscopes
Protocol analyzers
JMP
R
FPGA emulation

Job description

Lattice Overview

There is energy here… energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world‑class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Job Description

As a Senior Manager in Silicon Design Validation, you lead a highly motivated team focused on ensuring the quality and performance of advanced semiconductor products. Your role provides strategic oversight and technical direction across the full post‑silicon lifecycle, from first silicon arrival to production release.

Key Leadership Areas
  • Technology Enablement & Learning Culture Fostering a learning environment where engineers gain hands‑on experience with FPGA architectures and foundational IP blocks such as SERDES (PMA/PCS), DDR memory (DDR4, LPDDR4, DDR5), DPHY, PLLs, DSPs, MIPI, Fabric, and I/O subsystems.
  • Validation/Characterization Strategy & Execution Overseeing the validation and characterization of analog, digital, and mixed‑signal IPs, ensuring robust coverage from initial silicon bring‑up through production qualification.
  • Planning & Infrastructure Development Guiding the development of validation plans, including bench hardware and software requirements, and ensure the team has the necessary tools and infrastructure to execute effectively.
  • RTL Development for Test Enablement Supervising the creation of custom RTL test logic to support targeted validation and characterization efforts, enabling deeper insight into IP behavior.
  • Silicon Bring‑Up & Debug Leadership Driving the bring‑up of new silicon products, driving validation and debug activities to assess IP functionality and performance. This includes characterizing datasheet parameters, performing statistical analysis of measured data, and overseeing datasheet preparation.
  • Cross‑Functional Collaboration Acting as the central liaison between design, verification, manufacturing, test, quality, and marketing/application teams, ensuring alignment and smooth transition from silicon arrival to product release.
  • Customer Support & Issue Resolution Providing leadership in resolving post‑release customer issues, coordinating with internal teams to ensure timely and effective solutions.
You Have…
  • 15+ years of experience in silicon validation, including 3–5 years in a leadership role.
  • Master or Bachelor’s degree in Electrical Engineering with a strong passion for engineering and management in silicon design validation.
  • Proven track record in managing complex validation projects and leading cross‑functional teams.
  • Deep expertise in high‑speed SerDes interface characterization and protocol compliance testing (e.g., PCIe, Ethernet, SDI, CoaXpress, JESD204, MIPI D‑PHY, CSI/DSI‑2, USB, DisplayPort, HDMI).
  • Strong background in high‑speed board design, signal integrity evaluation, and debug.
  • Proficient in Verilog/VHDL and FPGA design implementation using industry‑standard tools.
  • Skilled in test automation development using Python and Perl.
  • Solid understanding of statistical analysis and tools such as JMP and R.
  • Hands‑on experience with bench equipment including BERT, VNA, oscilloscopes, and protocol analyzers.
  • Exposure to FPGA‑based emulation and prototyping environments.
  • Excellent written and verbal communication skills for effective collaboration across teams.
  • Highly self‑motivated, proactive, and strong in critical thinking and problem‑solving.
Who Are We?

At Lattice, we’re a collaborative and solutions‑driven team that values innovation, problem‑solving, and having fun along the way. We specialize in developing low‑power, programmable logic technologies that power a wide range of applications—from the Edge to the Cloud.

Our products and solutions span differentiated programmable logic devices, system‑level solutions, design services, and IP licensing. As the leader in low‑power programmable technology, we help solve complex customer challenges across communications, computing, industrial, automotive, and consumer markets.

What sets us apart is our deep technical expertise, long‑standing customer relationships, and commitment to world‑class support. Together, we’re enabling a smarter, more secure, and connected world.

Join Team Lattice…and help us continue to drive innovation that creates a smarter, better‑connected world. Together, we enable what’s next.

At Lattice, we believe great engineers come from diverse backgrounds. Even if your experience doesn’t check every box, we encourage you to apply. This role offers a unique opportunity to grow your skills in a supportive environment where learning is part of the journey. With the depth and breadth of knowledge on our team, Lattice is a great place to build your expertise and take your career to the next level.

Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in: India.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service‑driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Manager, Post-Silicon Validation Engineering
Senior Manager, Post-Silicon Validation Engineering

Lattice Semiconductor • Pune District

On-site
INR 4,000,000 - 7,000,000
Senior Design Engineer - Post Silicon Validation
Senior Design Engineer - Post Silicon Validation

Lattice Semiconductor • Pune District

On-site
INR 1,800,000 - 3,200,000
Design Eng 4
Design Eng 4

Lattice Semiconductor • Maharashtra

On-site
INR 3,500,000 - 6,000,000
Silicon Validation Engineer
Silicon Validation Engineer

Lattice Semiconductor • Pune District

On-site
INR 1,200,000 - 1,800,000
Staff Engineer - Post Siiicon Validation
Staff Engineer - Post Siiicon Validation

Lattice Semiconductor • Pune District

On-site
INR 400,000 - 700,000
Design Eng (RTL, SoC integration)
Design Eng (RTL, SoC integration)

Lattice Semiconductor • Maharashtra

On-site
INR 4,000,000 - 7,000,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • India

On-site
INR 900,000 - 1,400,000
Design Verification Eng 2
Design Verification Eng 2

Lattice Semiconductor • Pune District

On-site
INR 1,200,000 - 2,000,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • Hyderabad

On-site
INR 1,500,000 - 2,400,000
Sr Design Verification Eng
Sr Design Verification Eng

Lattice Semiconductor • Pune District

On-site
INR 1,400,000 - 2,200,000