SoC Validation Technical Lead

Intel Technology India Pvt Ltd; Bengaluru; Hybrid; INR 3,000,000 - 6,000,000; Full time

Job summary

Intel Technology India Pvt Ltd in Bengaluru seeks an experienced SoC Validation Engineer to define, drive, and execute validation strategies across the full silicon lifecycle, from architecture definition through post-silicon convergence. The role requires deep expertise in security validation, coherency flows, firmware and hardware interaction, and cross-functional technical leadership.

You will identify risks early, ensure milestone readiness, and mentor senior engineers while collaborating

Qualifications

• 12–20 years of industry experience in pre-silicon and post-silicon validation.
• Strong understanding of SoC architecture, security, coherency, and multi-die architectures.
• Experience defining and executing validation strategies across architecture to PRQ milestones.

Responsibilities

• Define end-to-end SoC validation strategy across full lifecycle.
• Develop validation plans, strategies, coverage goals, and sign-off criteria.
• Lead cross-functional validation with architecture, design, firmware, software, and manufacturing teams.
• Drive debugging of pre-silicon and post-silicon failures and root-cause analysis.

Skills

SoC validation

Security validation

Firmware validation

Cross-functional leadership

Education

Bachelor's in Electronics Engineering

Master's in Electrical/Computer Engineering

Job description

Role Summary

Seeking an experienced SoC Validation Engineer to define, drive, and execute validation strategies across the full silicon lifecycle, from architecture definition and pre-silicon planning through silicon power-on, post-silicon debug, stepping readiness, and PRQ quality convergence. The role requires deep expertise in complex SoC validation, security validation, coherency flows, firmware and hardware interaction, disaggregated architecture, and cross-functional technical leadership. The engineer will be responsible for ensuring early risk identification, high-quality milestone readiness, predictable silicon bring-up, rapid sighting debug, and continuous feedback from post-silicon learnings into earlier validation phases.

Key Responsibilities

Define and drive end-to-end SoC validation strategy across the full lifecycle, including architecture definition, pre-silicon validation planning, RTL milestone readiness, silicon power-on preparation, post-silicon debug, stepping readiness, and PRQ quality convergence. Develop comprehensive validation plans, execution strategies, coverage goals, debug plans, and sign-off criteria aligned to program milestones and product quality targets. Drive validation of critical SoC flows across security, coherency, memory, fabric, IO, and cross-die interactions in disaggregated architectures. Validate complex hardware, firmware, and software interactions with specific focus on security handshakes, coherency protocols, cache and fabric ordering, access control, isolation, attestation, fuse/security policy behavior, and multi-die/domain interactions. Review architecture and microarchitecture specifications to identify validation gaps in security, coherency, shared-resource behavior, cross-die communication, firmware sequencing, and lifecycle readiness from pre-silicon through post-silicon execution. Drive debug of complex pre-silicon and post-silicon failures, identify root cause across RTL, firmware, microcode, platform software, validation content, security policy, coherency behavior, and system-level configuration. Partner with architecture, design, verification, firmware, post-silicon, security, coherency, platform, manufacturing, and program teams to ensure high-quality validation readiness, silicon bring-up efficiency, and timely closure of issues across product milestones. Use post-silicon sightings, customer issues, stepping feedback, defect trends, security observations, and coherency escapes to strengthen earlier validation strategies, improve coverage, and prevent repeated escapes across programs. Define validation quality metrics, execution dashboards, risk indicators, milestone readiness reports, and sign-off recommendations for leadership reviews. Drive innovation in validation efficiency, including automation, test grading, coverage-driven execution, AI/ML-assisted bug hunting, regression optimization, and shift-left methodologies. Mentor senior and mid-level engineers, build technical depth in the team, and contribute to reusable validation methodologies, collateral, and best practices across programs.

Qualifications

Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Engineering, VLSI, Embedded Systems, Computer Science, or a related discipline. 12-20 years of relevant industry experience in pre-silicon validation, SoC validation, design verification, silicon validation, firmware validation, or hardware/software co-validation. Strong understanding of SoC architecture, microarchitecture, CPU/core integration, fabrics, memory subsystem, security, coherency, cache hierarchy, firmware-driven security flows, and disaggregated/multi-die architectures. Hands-on experience defining and executing validation strategies across the product lifecycle, including architecture review, pre-silicon planning, RTL milestone readiness, silicon power-on preparation, post-silicon sighting debug, stepping feedback, and PRQ quality convergence. Proven experience in developing validation plans, test strategies, debug methodologies, coverage closure plans, post-silicon feedback loops, and milestone sign-off criteria for complex SoCs and disaggregated silicon products.

Required Technical Skills

Deep knowledge of SoC architecture, system architecture, disaggregated and multi-die architecture, microarchitecture fundamentals, IP/subsystem integration, fabrics, memory hierarchy, and cross-die communication. Strong expertise in validation methodologies across the pre-silicon to post-silicon continuum, including test planning, content development, coverage closure, milestone readiness, silicon bring-up support, sighting reproduction, and lifecycle feedback loops. Strong technical depth in security validation, coherency validation, cache/fabric ordering, access-control flows, isolation mechanisms, firmware-authenticated flows, fuse/security policy behavior, and multi-domain system interactions. Strong debug skills using waveform analysis, logs, traces, checkers, assertions, firmware instrumentation, and platform-level debug tools. Experience with one or more programming or scripting languages such as C, C++, Python, Perl, SystemVerilog, UVM, or similar validation automation languages. Knowledge of firmware and microcode flows, manageability firmware, or other SoC firmware interactions. Understanding of validation quality metrics, functional coverage, test effectiveness, regression health, bug trends, and milestone readiness indicators.

Leadership and Collaboration Expectations

Operate as a senior technical leader who can independently define technical direction, influence stakeholders, and drive convergence across multiple teams. Lead cross-functional discussions with architecture, design, verification, firmware, post-silicon, platform, manufacturing, and program management teams. Identify program risks early, propose mitigation plans, and drive technical decision-making to protect milestone predictability and product quality. Communicate complex technical issues clearly through reviews, dashboards, status reports, debug summaries, and leadership updates. Mentor engineers, build validation capability within the organization, and help establish scalable processes for future SoC programs.

Preferred Qualifications

Prior Intel Xeon product validation experience across one or more server SoC generations, including pre-silicon planning, silicon power-on, post-silicon debug, stepping readiness, or PRQ quality convergence. Exposure to Cheetah-based validation methodologies, including validation environment integration, filelist/dependency setup, methodology quality checks, simulation build/run readiness, or SoC/IP integration collateral checks. Exposure to security, coherency, cache hierarchy, fabric, memory validation. Experience with lifecycle-driven validation improvements, including shift-left strategies, post-silicon sighting reproduction in pre-silicon environments, reusable validation content, formal-assisted validation, collateral consistency checks, and AI/ML-driven validation efficiency improvements. Prior experience driving A0/TI readiness, milestone sign-off, or post-silicon sighting reproduction in pre-silicon environments. Demonstrated ability to deliver results through ambiguity, influence without authority, and enable technical convergence across distributed teams.

Job Type

Experienced Hire Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

• Job posting details (such as work model, location or time type) are subject to change.
• ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.