SOC Engineering, Architect

Synopsys

Bengaluru

On-site

INR 6,000,000 - 9,000,000

Full time

5 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Synopsys, Inc. seeks an IP Subsystems Architect in Bengaluru to lead defining architectures for memory controllers, compute blocks, and interconnects within SoCs. You will translate system requirements into detailed subsystem designs and mentor engineers.

Collaborate across hardware, software, verification, and physical design teams, drive verification strategies, and produce architecture documents and guidelines guiding roadmaps.

Qualifications

  • 15+ years in semiconductor design, IP integration, or SoC/subsystem architecture.
  • Deep expertise in Verilog/SystemVerilog and advanced verification methodologies.
  • Strong ability to translate requirements into robust subsystem architectures.
  • Excellent cross-functional communication and leadership capabilities.

Responsibilities

  • Define architectural specifications for complex subsystems (memory controllers, compute blocks, interconnects).
  • Translate system-level requirements into detailed architectures optimizing performance, power, and reliability.
  • Integrate multiple IP blocks into cohesive subsystems with SoC-wide constraints.
  • Lead cross-functional collaboration with hardware, software, verification, and physical design teams.
  • Establish verification and validation strategies, including coverage requirements.
  • Produce architecture documents, specifications, and guidelines; communicate intent clearly.
  • Mentor engineers and foster a culture of technical excellence.

Skills

Verilog/SystemVerilog
Simulation tools
SV UVM
BFM development
System architecture
Leadership

Education

Bachelor’s or Master’s in Electronics or related field

Tools

AMBA APB/AXI/CHI
DDR
PCIe
Ethernet
USB
UFS

Job description

IP Subsystems Architect
We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are an experienced and visionary ASIC digital design architect who thrives in a fast-paced, collaborative environment. You bring a passion for solving complex system-level challenges and a track record of delivering innovative, high-quality silicon solutions. Your deep understanding of IP and SoC architectures enables you to see the big picture while meticulously refining subsystem details. You are comfortable navigating ambiguity, building consensus across diverse teams, and translating product requirements into robust, scalable architectures.

Your leadership inspires those around you, and you excel at mentoring and empowering engineers to reach their full potential. You are adept at balancing trade-offs across performance, power, area, and security, always striving for the optimal solution. Communication is your strength—you articulate technical concepts clearly to both technical and non-technical stakeholders, ensuring alignment and shared understanding. With a growth mindset, you embrace new challenges, technologies, and methodologies, continuously seeking opportunities to innovate and improve.

You value inclusion and diversity, recognizing that the best ideas emerge from a culture where everyone feels empowered to contribute. You are eager to make an impact at a global leader like Synopsys, helping to accelerate the Era of Smart Everything and shaping the future of technology.

What You’ll Be Doing:
  • Defining architectural specifications for complex subsystems (e.g., memory controllers, compute blocks, interconnect clusters, power management units, or communication subsystems).
  • Translating system-level requirements into detailed subsystem architectures, optimizing for performance, bandwidth, latency, power, and reliability.
  • Integrating multiple IP blocks into cohesive subsystems, ensuring seamless interoperability, dataflow alignment, and compliance with SoC-level constraints.
  • Leading cross-functional collaboration with hardware, software, verification, and physical design teams to ensure subsystem feasibility and correctness.
  • Establishing and guiding verification and validation strategies, including defining coverage requirements and participating in silicon bring-up and debug sessions.
  • Producing comprehensive architecture documents, specifications, and guidelines, and clearly communicating architectural intent to a wide range of stakeholders.
  • Mentoring and coaching engineers, driving best practices, and fostering a culture of technical excellence.
The Impact You Will Have:
  • Shape the architecture of industry-leading silicon IP and subsystem solutions that power millions of devices worldwide.
  • Accelerate time-to-market for differentiated products by ensuring robust and efficient subsystem design and integration.
  • Reduce risk through rigorous requirements management, architectural clarity, and cross-functional alignment.
  • Enhance product performance, power efficiency, and reliability, directly impacting customer satisfaction and competitive advantage.
  • Foster innovation by mentoring teams, introducing new methodologies, and championing best practices.
  • Strengthen Synopsys’ position as a trusted technology leader in the semiconductor ecosystem.
What You’ll Need:
  • Bachelor’s or Master’s degree in Electronics or a related field, with 15+ years of industry experience.
  • At least 10 years in semiconductor design, IP integration, or SoC/subsystem architecture roles.
  • Deep expertise in Verilog/SystemVerilog, simulation tools, and advanced verification methodologies (e.g., SV UVM, BFM development).
  • Proficiency with industry-standard interface protocols (AMBA APB/AXI/CHI, DDR, PCIe, Ethernet, USB, UFS, etc.).
  • Experience with synthesis, lint, CDC, low-power flows, and achieving verification closure.
  • Strong documentation and communication skills for effective cross-team alignment and requirements management.
Who You Are:
  • A strategic thinker with exceptional leadership and mentoring capabilities.
  • A collaborative partner who thrives in diverse, cross-functional teams.
  • An excellent communicator, able to tailor messaging for both technical and non-technical audiences.
  • Innovative and proactive, always seeking opportunities to improve processes and outcomes.
  • Resilient and adaptable, comfortable with change and ambiguity.
  • Committed to fostering an inclusive and empowering team culture.
Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SOC Engineering, Architect
SOC Engineering, Architect

Synopsys Inc • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Health benefits
Salary discussions during hiring
ASIC Digital Design, Principal Engineer
ASIC Digital Design, Principal Engineer

Synopsys, Inc. • Dadri

On-site
INR 3,500,000 - 5,500,000
ASIC Digital Design, Staff Engineer
ASIC Digital Design, Staff Engineer

Synopsys Inc • Hyderabad

On-site
INR 3,800,000 - 7,000,000
ASIC Digital Design, Staff Engineer
ASIC Digital Design, Staff Engineer

Synopsys, Inc. • Hyderabad

On-site
INR 2,500,000 - 4,000,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys Inc • Hyderabad

On-site
INR 3,500,000 - 6,500,000
Health benefits
Wellness programs
Financial rewards
Front-End Design Architect
Front-End Design Architect

Synopsys Inc • Bengaluru

On-site
INR 4,200,000 - 6,600,000
Principal Engineer - ASIC Digital Design (Memory Interface IP- HBM/DDR/LPDDR)
Principal Engineer - ASIC Digital Design (Memory Interface IP- HBM/DDR/LPDDR)

Synopsys, Inc. • Hyderabad

On-site
INR 4,500,000 - 6,500,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys, Inc. • Hyderabad

On-site
INR 6,000,000 - 9,000,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys, Inc. • Telangana

On-site
INR 4,000,000 - 7,000,000
Sr Staff ASIC Verification Engineer
Sr Staff ASIC Verification Engineer

Synopsys Inc • Bengaluru

On-site
INR 3,500,000 - 5,200,000