Senior DRAM RTL design engineer

Micron

New Delhi

On-site

INR 3,000,000 - 5,000,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology, Inc. in India seeks an experienced RTL Design Engineer to create digital IP blocks from initial microarchitecture through RTL and support physical hardware development.

You will define module interfaces, review system-level architecture, and drive full-chip integration including CDC, Lint, synthesis, STA and power analysis. Collaboration across CAD/EDA, architecture, design, verification, and layout teams is essential as we push memory design innovation.

Qualifications

  • Master’s degree in electrical or computer engineering.
  • 6–10 years of RTL design experience.
  • Knowledge of asynchronous and synchronous design concepts.
  • Experience with SoC design flows (Lint, CDC, synthesis, STA, power analysis).

Responsibilities

  • Design digital IP blocks from microarchitecture to RTL and physical hardware support.
  • Define and review module interfaces and system-level architecture.
  • Use AI-based tools and automation to optimize RTL design.
  • Drive full-chip integration including CDC, Lint, synthesis, STA and power analysis.
  • Collaborate with CAD/EDA, architecture, verification and physical design teams.
  • Oversee layout process including floorplanning, placement, routing.
  • Mentor team and participate in design reviews.
  • Advance memory design methodologies and future generations.

Skills

RTL design
CDC methodologies
SoC design flows
CMOS circuit design
global collaboration

Education

Master’s degree in electrical or computer engineering

Tools

Spyglass
EDA tool suite

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Key Responsibilities
  • Take responsibility for designing digital IP blocks from initial microarchitecture to RTL creation, integration, and supporting physical hardware development.
  • Define and review module interfaces and system-level architecture.
  • Actively leverage AI‑based tools, agentic workflows, and automation frameworks to:
    • Accelerate RTL design optimization and design‑space exploration
    • Assist in testbench generation and corner coverage
    • Improve debug efficiency across simulation and silicon learning loops
    • Define semicustom methodology for memory design
    • Drive full-chip integration including CDC, Lint, synthesis, STA and power analysis
  • Collaborate with CAD, EDA, and software teams to integrate AI‑driven flows into simulation, verification, and design sign‑off environments.
  • Collaborate closely with architecture, design, verification, and physical design / layout teams.
  • Oversee and manage the layout process including floor-planning, placement, and routing.
  • Perform block-level and full-chip verification including functional, timing, power and reliability analysis using industry standard and Micron-specific simulators and tools.
  • Contribute to cross-group communication to work towards standardization and group success.
  • Provide technical mentorship and participate in design and methodology reviews.
  • Drive innovation into the future memory generations and design methodology within a dynamic work environment.
Minimum Qualifications
  • Master’s degree in electrical or computer engineering with 6-10 years of experience in RTL design.
  • Solid knowledge of asynchronous and synchronous design concepts and CDC methodologies.
  • Deep understanding of SoC design flows (Lint, CDC, synthesis, STA, power analysis).
  • Fundamentals in CMOS circuit design, device physics and memory operation.
  • Ability to work effectively with global multi-functional teams.
Preferred Qualifications
  • Domain knowledge in DRAM design (DDR5, LPDDR5 or HBM or in any other memory related field)
  • Exposure to or strong interest in AI/ML-assisted design flows, agentic AI or advanced automation in digital design and verification.
  • Experience working with Spyglass
  • Domain knowledge in NAND memory design
  • Experience on SoC / ASIC semicustom flow
  • Strong communication, problem-solving and collaboration skills.
About Micron Technology, Inc.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_india@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL design engineer
Senior RTL design engineer

Micron Technology • Hyderabad

On-site
INR 1,400,000 - 2,400,000
Senior RTL design engineer
Senior RTL design engineer

Micron • New Delhi

On-site
INR 2,500,000 - 4,500,000
Staff Memory Design Engineer
Staff Memory Design Engineer

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,200,000 - 1,500,000
Career development opportunities
Innovative work environment
Focus on cutting-edge technology
Senior DRAM RTL design engineer
Senior DRAM RTL design engineer

Micron Technology, Inc • Hyderabad

On-site
INR 1,000,000 - 1,500,000
Medical, dental, and vision plans
Paid time off
Paid family leave
Member of Technical Staff , Memory Design
Member of Technical Staff , Memory Design

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 8,000,000 - 12,000,000
Member of Technical Staff , Memory Design
Member of Technical Staff , Memory Design

Micron • New Delhi

On-site
INR 6,000,000 - 12,000,000
Staff DRAM RTL design engineer Hyderabad, Telangana, India Posted a day ago
Staff DRAM RTL design engineer Hyderabad, Telangana, India Posted a day ago

Micron Memory Malaysia Sdn Bhd • Hyderabad

On-site
INR 3,500,000 - 7,500,000
Senior RTL design engineer
Senior RTL design engineer

Micron Technology, Inc • Hyderabad

On-site
INR 2,400,000 - 3,800,000
Medical, dental and vision plans
Paid time off
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,800,000 - 2,400,000
MANAGER, DDEG DESIGN METHODOLOGY
MANAGER, DDEG DESIGN METHODOLOGY

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,500,000 - 2,000,000