STAFF ENGINEER, DDEG Design Methodology

Micron

Hyderabad

On-site

INR 1,800,000 - 2,400,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology, Inc. in Hyderabad seeks a verification engineer to own end-to-end chip verification for DRAM and memory architectures, leveraging AI-assisted flows and advanced verification frameworks.

You will build SV/UVM based testbenches, develop test cases, simulate pre-silicon designs, and collaborate with global teams to improve coverage and debug efficiency.

Qualifications

  • Experience with SystemVerilog and UVM in memory designs.
  • Strong debugging and verification planning skills.

Responsibilities

  • Develop and maintain SV/UVM based testbenches.
  • Create test cases and stimulus to improve coverage.
  • Collaborate with global verification teams to optimize flows.

Skills

SystemVerilog
UVM
Verilog
Python
Perl
Memory verification
Testbench development

Education

Bachelors or Masters in Electronics Engineering

Tools

Cadence Virtuoso
Mentor Xcellium
Cadence SimVision
vsim
Cadence WaveView
HSPICE

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Unique Opportunities Complete ownership of verification and end to end analysis of sophisticated full chip gate level custom designs with advanced low power and power management technologies spread across multiple categories such as DDR4,LPDDR4,DDR5 and LPDDR5 that can operate at high speeds of up to 6400MT/s.

Collaborate closely with design and verification team members spread across the globe, many of whom have decades of experience in memory design. Work on multi-functional tasks that can widen your skills.

Responsibilities
  • Actively leverage AI‑based tools, agentic workflows, and automation frameworks to: Accelerate verification cycle time Assist in Test-Case/TB and various other components required for DRAM Design Verification Improve debug efficiency across simulation and silicon learning loops
  • Strong judgment to validate AI outputs before use (review assumptions, align with specs/standards, cross-check with simulations, waveforms, assertions, and coverage reports, and document what was accepted/changed) prior to incorporating results into design decisions, verification plans, or debug conclusions
  • Provide verification support to design projects by simulating, analyzing, and debugging pre-silicon block level/full chip designs. Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
  • Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Co-work with international colleagues on developing new verification flows to take on the challenges in DRAM and emerging memory design. Participate in developing verification methodology and verification environments for advanced DRAM and emerging memory products.
  • Good understanding of digital / mixed signal circuits and experience in Digital /Mixed signal Verification. Understand the usage of tools like Virtuoso, Xcellium, Simvision, vsim, Waveview, Finseim, Hspice.
  • Hands on experience in writing Verilog, Real Number Models is a plus.
  • Hands on experience in building SV testbenches at Block and Fullchip Level.
  • Hands on experience in SV, UVM based Verification. Good scripting skills using perl, python is a plus.
  • Previous work experience in DRAM memory related fields is a plus.

Must possess good communication, debugging skills and ability to work well in a team.

Core Requirements

Good communication skills and ability to work well in a team Guide new team members and energetic engineers in the team Analytical capability for complex CMOS and/or gate level circuit designs Proficient with either SPICE and/or Verilog simulations

Qualifications & Skills
  • Experience in SystemVerilog, PLI coding
  • Experience in UVM Test Bench
  • Experience in DRAM, SRAM or other memory related fields
  • Experience in AMS verification and co-sim

Education Bachelors or Post Graduate Degree in Electronics Engineering or related engineering field required

About Micron Technology, Inc.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience. To learn more, please visit micron.com/careers

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_india@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

STAFF ENGINEER, DDEG Design Methodology
STAFF ENGINEER, DDEG Design Methodology

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,500,000 - 2,500,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,800,000 - 2,400,000
MANAGER, DDEG DESIGN METHODOLOGY
MANAGER, DDEG DESIGN METHODOLOGY

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,500,000 - 2,000,000
STAFF ENGINEER, DDEG Design Methodology Hyderabad, Telangana, India
STAFF ENGINEER, DDEG Design Methodology Hyderabad, Telangana, India

Micron Technology, Inc • Hyderabad

On-site
INR 1,500,000 - 2,100,000
STAFF ENGINEER, DDEG Design Methodology
STAFF ENGINEER, DDEG Design Methodology

Micron Technology, Inc • Hyderabad

On-site
INR 3,500,000 - 6,000,000
Medical plans
Dental plans
Vision plans
+1
Engineer, DDEG Design Methodology
Engineer, DDEG Design Methodology

Micron Technology • Hyderabad

On-site
INR 2,000,000 - 4,000,000
Senior Memory Circuit Design Verification Engineer
Senior Memory Circuit Design Verification Engineer

Micron • New Delhi

Hybrid
INR 1,200,000 - 2,400,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

Micron Technology • Hyderabad

On-site
INR 1,500,000 - 2,100,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

Micron Technology, Inc • Hyderabad

On-site
INR 2,000,000 - 3,200,000
SR ENGINEER, DDEG Design Methodology Hyderabad, Telangana, India Posted a day ago
SR ENGINEER, DDEG Design Methodology Hyderabad, Telangana, India Posted a day ago

Micron Technology, Inc • Hyderabad

On-site
INR 1,500,000 - 2,300,000