Senior ASIC Digital Engineer (SOC Design) 5-8 years

Sandisk

Bengaluru

On-site

INR 1,200,000 - 2,400,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Sandisk in Bengaluru seeks a Senior ASIC Digital Engineer (SoC Design) with 5–8 years of experience to drive RTL design and SoC integration for complex silicon solutions.

You will lead architecture reviews, develop synthesizable RTL (Verilog/SystemVerilog), and collaborate across SoC teams to optimize area, performance, and power while mentoring engineers and delivering clear stakeholder updates.

Qualifications

  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field.
  • 5–8 years of experience in digital design with a strong focus on RTL design and integration for complex SoCs.
  • Hands‑on experience in SoC integration, including subsystem and top‑level integration.
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug.
  • Experience with synthesis, static timing analysis, and DFT concepts.
  • Proficiency with EDA tools (simulation, lint, CDC, synthesis, formal verification, LEC).
  • Experience with version control systems (Perforce/Git) and collaborative development flows.
  • Excellent analytical, problem‑solving, and communication skills.
  • Strong ownership, ability to work independently, and passion for delivering high-quality, scalable solutions.

Responsibilities

  • Define and review SoC architecture and design specifications.
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog.
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab.
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering.
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement.
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power.
  • Contribute to IP selection, evaluation, and integration in SoC designs.
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels.

Skills

RTL design
Verilog/SystemVerilog
AXI/AHB/APB
EDA tools
Version control (Perforce/Git)
Synthesis
Lint/CDC/RDC/FC-Elab
Analytical/communication

Education

Electrical/Electronic Engineering

Tools

Perforce
Git
EDA tools (simulation, lint, CDC, synthesis)
Formal verification

Job description

Senior ASIC Digital Engineer (SOC Design) 5-8 years
  • Full-time
  • Job Type (exemption status): Exempt position - Please see related compensation & benefits details below
  • Business Function: ASIC Development Engineering
About the Role

We are seeking a highly experienced and motivated Principal Engineer specialising in SoCRTL Design for System-on-Chip (SoC) solutions. As a key technical skill, you will drive the SoC Architecture, Design, and integration of complex digital systems, collaborating with cross-functional teams to deliver next-generation semiconductor products.

Key Responsibilities
  • Define and review SoC architecture and design specifications.
  • Develop high-quality RTL which is synthesizable using Verilog/SystemVerilog.
  • Ensure robust design methodologies, including lint, CDC, RDC and FC-Elab.
  • Drive Cross-Functional Collaboration: Partner with SoC Design, Verification, Validation, DFT, Physical Design, Mixed-Signal IP, Foundry, Hardware, Firmware, and Test Engineering.
  • Mentor and Inspire: Provide technical leadership and mentorship to engineering teams, fostering a culture of innovation, accountability, and continuous improvement.
  • Technical Excellence: Drive integration and debug efforts for subsystem and full-chip level. Analyse design trade-offs and guide design optimisations for area, performance, and power.
  • Contribute to IP selection, evaluation, and integration in SoC designs.
  • Communicate with Impact: Deliver clear, concise, and transparent project updates to stakeholders, ensuring alignment across all levels.
Required Skills & Experience
  • Bachelor’s or Master’s degree in Electrical/Electronic Engineering or related field.
  • 5–8 years of experience in digital design, with a strong focus on RTL design and integration for complex SoCs.
  • Hands‑on experience in SoC integration, including subsystem and top‑level integration.
  • Strong understanding of SoC architecture, AMBA protocols (AXI/AHB/APB), interconnects and peripherals for debug.
  • Experience with synthesis, static timing analysis, and DFT concepts.
  • Proficiency with EDA tools (simulation, lint, CDC, synthesis, formal verification, LEC).
  • Experience with version control systems (Perforce/Git) and collaborative development flows.
  • Excellent analytical, problem‑solving, and communication skills.
  • Strong ownership, ability to work independently, and passion for delivering high-quality, scalable solutions.
Preferred Expertise
  • Experience with high-speed interfaces (PCIe, LPDDR5, High Speed Memories etc.).
  • Expertise in low-power design techniques and high-speed interfaces.
  • Familiarity with scripting languages (Perl, Python, TCL, Shell) for design automation and flow customisation.
  • Experience with silicon bring‑up, post‑silicon validation, and debug.

Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.

Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at jobs.accommodations@sandisk.com to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Digital Engineer (SOC Validation) with 3 to 5 years of experience
ASIC Digital Engineer (SOC Validation) with 3 to 5 years of experience

SanDisk • Bengaluru

On-site
INR 1,800,000 - 3,200,000
Staff ASIC Digital Engineer (SOC Verification, PCIe) with 8 to 12 years of experience
Staff ASIC Digital Engineer (SOC Verification, PCIe) with 8 to 12 years of experience

SanDisk • Bengaluru

On-site
INR 2,400,000 - 4,200,000
Staff ASIC Digital Engineer (SOC Verification, UVM) with 8 to 12 years of experience
Staff ASIC Digital Engineer (SOC Verification, UVM) with 8 to 12 years of experience

SanDisk • Bengaluru

On-site
INR 2,000,000 - 3,200,000
Staff Engineer, ASIC Development Engineering (Emulation, FPGA, Verification) with 8-12 years of experience
Staff Engineer, ASIC Development Engineering (Emulation, FPGA, Verification) with 8-12 years of experience

Sandisk • Bengaluru

On-site
INR 900,000 - 1,400,000
Senior Staff ASIC Digital Engineer (SOC Verification Lead, PCIe Experience) with 13 to 19 years[...]
Senior Staff ASIC Digital Engineer (SOC Verification Lead, PCIe Experience) with 13 to 19 years[...]

Sandisk • Bengaluru

On-site
INR 3,500,000 - 5,500,000
Staff Engineer, ASIC development Engineering
Staff Engineer, ASIC development Engineering

Sandisk • Bengaluru

On-site
INR 1,000,000 - 1,500,000
Senior ASIC Digital Engineer (ASIC SOC Validation with PCIe protocol experience) from 5 to 7 years
Senior ASIC Digital Engineer (ASIC SOC Validation with PCIe protocol experience) from 5 to 7 years

Sandisk • Karnataka

On-site
INR 1,800,000 - 3,200,000
Senior Memory Systems Design Engineer ( FPGA DESIGN) 5-8 years
Senior Memory Systems Design Engineer ( FPGA DESIGN) 5-8 years

Sandisk • Bengaluru

On-site
INR 1,800,000 - 3,400,000
Staff VLSI Design Engineer
Staff VLSI Design Engineer

Sandisk • Bengaluru

On-site
INR 4,500,000 - 8,000,000
Engineer, Systems Design Engineering
Engineer, Systems Design Engineering

Sandisk • Bengaluru

On-site
INR 1,500,000 - 2,300,000