Security RTL Design Engineer-Sr Lead/Staff

Qualcomm

Bengaluru

On-site

INR 3,000,000 - 5,200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm India Private Limited is seeking an experienced Security RTL Design Engineer to join the Hardware Security team in Bangalore. The role owns RTL design for secure hardware IPs and subsystems, focusing on cryptographic accelerators, Root of Trust, secure enclaves, key management, and secure boot.

You will drive front-end RTL development from micro-architecture to tape-out, addressing side-channel attacks, fault injection, and secure state machines, while collaborating across architecture,

Qualifications

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, or related field with 4+ years hardware engineering experience.
  • Master's degree in Computer Science, Electrical/Electronics Engineering, or related field with 3+ years hardware engineering experience.
  • PhD in Computer Science, Electrical/Electronics Engineering, or related field with 2+ years hardware engineering experience.

Responsibilities

  • Lead micro-architecture definition and RTL design ownership for hardware security modules, cryptographic engines, and security subsystems.
  • Translate architecture requirements and threat-model inputs into implementation-ready micro-architecture specifications.
  • Implement high-quality SystemVerilog RTL for AES, SHA, ECC/RSA accelerators, TRNG, and secure boot logic.
  • Incorporate secure design techniques including side-channel mitigation and tamper resistance.
  • Collaborate with architecture, verification, physical design, and SoC teams to meet security, performance, and power goals.
  • Qualify RTL through lint, CDC/ RDC, synthesis, formal verification, and reviews.
  • Support performance, latency, bandwidth, and configuration tuning for security IPs.
  • Participate in full-chip integration, emulation, and post-silicon validation of security features.
  • Contribute to threat-model reviews and security design reviews.

Skills

VLSI design
SystemVerilog
Hardware security
Cryptographic accelerators
RTL debugging
Cross-team collaboration

Education

Bachelors in CS/EE
Masters in CS/EE
PhD in CS/EE

Tools

APB/AHB/AXI protocols
Synthesis tools
Formal verification tools

Job description

Company:

Qualcomm India Private Limited

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

General Summary:

Job Description: Security RTL Design Engineer

Location: Bangalore

About the Role

We are looking for an experienced Security RTL Design Engineer to join the Hardware Security team and own RTL design for secure hardware IPs and subsystems used in next-generation SoCs. The role focuses on cryptographic accelerators, Root of Trust, secure enclaves, key management, secure boot, access control, and other security-critical design blocks.

The engineer will drive the complete front-end RTL development cycle, from micro-architecture definition and SystemVerilog implementation through quality checks, synthesis readiness, full-chip integration support, and tape-out closure. The role requires strong ASIC design fundamentals and practical understanding of security threats such as side-channel leakage, fault injection, unauthorized debug access, and key exposure.

Job Responsibilities
  • Lead micro-architecture definition and RTL design ownership for hardware security modules, cryptographic engines, and security subsystems.
  • Translate architecture requirements, software use cases, threat-model inputs, and interface specifications into clean, implementation-ready micro-architecture specifications.
  • Implement high-quality SystemVerilog RTL for blocks such as AES, SHA, ECC/RSA accelerators, TRNG, key management, secure boot logic, access-control logic, and anti-tamper features.
  • Incorporate secure design techniques, including side-channel mitigation, fault-injection resistance, secure state-machine design, zeroization, privilege checks, and debug lockdown mechanisms.
  • Collaborate with architecture, verification, physical design, DFT, firmware, software, and SoC integration teams to meet security, performance, area, power, and schedule goals.
  • Qualify RTL through front-end design checks such as lint, clock-domain crossing, reset-domain crossing, synthesis, DFT, low-power, formal, and equivalence-readiness reviews.
  • Support performance, latency, bandwidth, buffer sizing, and configuration tuning for security IPs and related system interfaces.
  • Participate in full-chip integration, emulation, silicon bring-up, post-silicon debug, and validation of hardware security features.
  • Contribute to threat-model reviews, security design reviews, standards alignment, and certification-readiness activities where applicable.
  • Mentor junior engineers and improve RTL design methodology, design review quality, reusable collateral, and secure-by-construction design practices.
Required Skillset
  • Strong VLSI logic design expertise with deep ownership of complex SoC or IP-level RTL design.
  • Hands-on experience in SystemVerilog/Verilog RTL coding, micro-architecture, front-end ASIC design flow, and design convergence.
  • Practical hardware security design experience in cryptographic hardware, Root of Trust, secure enclaves, secure processors, key management, or equivalent security IP.
  • Strong understanding of cryptographic acceleration and secure datapath/control design, including AES, SHA, RSA/ECC, TRNG, secure boot, and lifecycle-controlled access paths.
  • Good understanding of side-channel and fault attack countermeasures, secure state machines, privilege separation, tamper resistance, and physical security techniques.
  • Working knowledge of on-chip interconnect and register-access protocols such as APB, AHB, AXI, ACE, or ACE-Lite.
  • Good understanding of clock/reset domains, clock gating, low-power intent, debug infrastructure, and SoC integration constraints.
  • Experience with ASIC convergence activities such as synthesis, static timing analysis, lint, CDC/RDC, DFT, low-power checks, formal verification, and LEC.
  • Strong debugging, analytical thinking, problem solving, communication, and cross-site collaboration skills.
Desired Skillset
  • Experience with security certifications or standards such as FIPS, Common Criteria, or equivalent product security review processes.
  • Experience with automotive, mobile, edge AI, server, or high-assurance security solutions.
  • Knowledge of RISC-V or Arm secure processors, Trusted Execution Environments, secure monitor flows, or secure enclave architectures.
  • Experience with advanced process nodes such as 7 nm and below, including physical design interaction and timing/power closure trade-offs.
  • Experience in designs optimized for low power, including dynamic clock gating, memory retention, memory power collapse, and logic power collapse.
  • Proficiency in Python, Tcl, Perl, C, C++, or SystemC for automation, debug utilities, performance models, or design collateral generation.
  • Working knowledge of functional coverage, assertions, formal property checks, and security-oriented verification planning.
Minimum Qualifications
  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
  • Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
  • PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design Engineer -Security /Staff
RTL Design Engineer -Security /Staff

Qualcomm • Bengaluru

On-site
INR 800,000 - 1,200,000
RTL Design - Sr Lead Engineer
RTL Design - Sr Lead Engineer

Qualcomm • Dadri

On-site
INR 1,500,000 - 2,100,000
RTL Design (Infra/NOC/SMMU/DDR/Peripherals)
RTL Design (Infra/NOC/SMMU/DDR/Peripherals)

Qualcomm • Bengaluru

On-site
INR 1,800,000 - 2,800,000
RTL Design (DDR) - Sr Engineer
RTL Design (DDR) - Sr Engineer

Qualcomm • Bengaluru

On-site
INR 3,500,000 - 5,500,000
RTL Design (Peripherals) - Staff
RTL Design (Peripherals) - Staff

Qualcomm • Bengaluru

On-site
INR 1,800,000 - 3,600,000
ASIC RTL Design Engineer (Automotive IP/Cores) (Sr. Engr / Sr. Lead Engr)
ASIC RTL Design Engineer (Automotive IP/Cores) (Sr. Engr / Sr. Lead Engr)

Qualcomm • Bengaluru

On-site
INR 1,200,000 - 2,400,000
RTL Design Engineer, Sr Lead
RTL Design Engineer, Sr Lead

Qualcomm • Bengaluru

On-site
INR 1,500,000 - 2,200,000
Lead Engineer/ Staff – RISCV Subsystem RTL Design
Lead Engineer/ Staff – RISCV Subsystem RTL Design

Qualcomm • Bengaluru

On-site
INR 1,500,000 - 2,100,000
Staff/Manager ASIC RTL Design (Turing) - Engineer Noida, Uttar Pradesh, India Hardware Engineering Posted a day ago
Staff/Manager ASIC RTL Design (Turing) - Engineer Noida, Uttar Pradesh, India Hardware Engineering Posted a day ago

Qualcomm • Dadri

On-site
INR 3,000,000 - 6,000,000
Staff/Manager ASIC RTL Design (Turing) - Engineer
Staff/Manager ASIC RTL Design (Turing) - Engineer

Qualcomm • Dadri

On-site
INR 1,200,000 - 2,400,000