Physical Design Engineer - Foundry Team

Samsung Electronics America

Bengaluru

On-site

INR 900,000 - 1,300,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Samsung Semiconductor India Research (SSIR) in Bengaluru seeks an experienced SOC Physical Design Engineer with 5+ years of hands-on top-level implementation. You will drive synthesis, place and route, STA and sign-off for mobile application processors, modems, and connectivity chips across large SOCs.

You will optimize timing, power, and area, handle multi-VC and clock-domain challenges, and contribute to tape-outs.

Qualifications

  • 5+ years of experience in SOC physical design and tape-out readiness.
  • Strong understanding of top-level floorplanning, partition shaping and timing closure.
  • Experience with RTL-to-GDSII flow, DRC/LVS debug and PPA optimization.

Responsibilities

  • Perform complex SOC top physical implementation for next-gen mobile SoCs.
  • Conduct placement, routing, STA, and physical signoffs across blocks and full chips.
  • Optimize timing, power, and area trade-offs; manage multi-volt and multi-clock domain issues.

Skills

Synthesis
Place & Route
Timing closure
Power optimization
Scripting Perl/Tcl

Tools

ICC
DC
PT
VSLP
Redhawk
Calibre
Formality

Job description

Position Summary

Role and Responsibilities About Samsung Semiconductor India Research (SSIR) With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more. As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.

Responsibilities

Complex SOC Top Physical Implementation for next generation SOCs in area of mobile application processors, modem sub-systems and connectivity chips by means of Synthesis , Place and Route, STA , timing and physical signoffs Hands on experience doing physical design and timing closure of complex blocks and full-chip designs. Experience in top level floor planning including partition shaping and sizing, pin placement, channel planning, high speed signal and clock planning and feed-through planning is a plus. Should have strong understanding of timing, power and area trade-offs and optimization of PPA. Power user of industry standard tools (ICC/DC/PT/VSLP/Redhawk/Calibre/Formality) and able to understand their capabilities. Should have solid understanding of scripting languages such as Perl/Tcl and implementation flows. Experience with large SOC designs (>20M gates) with frequencies in excess of 1GHZ . Expertise in block level and full-chip SDC clean up, Synthesis optimization , Low Power checking and logic equivalence checking. Familiar with deep sub-micron designs (8nm/5nm) and associated issues (manufacturability, power, signal integrity, scaling). Familiar with typical SOC issues such as multiple voltage and clock domains, ESD strategies, mixed signal block integration, and package interactions. Familiar in hierarchical design, top-down design, budgeting, timing and physical convergence. Good understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level. Should have gone through recent successful SOC tape-outs.

Experience

Experience – 5+ Years of experience

Qualifications

Qualifications B.Tech/B.E/M.Tech/M.E Disclaimer Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Samsung Electronics is a global leader in technology, opening new possibilities for people everywhere. Through relentless innovation and discovery, we are transforming the worlds of TVs, smartphones, wearable devices, tablets, digital appliances, and network systems, and the entire semiconductor industry with our memory, system LSI, foundry, and LED solutions. Samsung is also leading in the development of the Internet of Things through, among others, our Smart Home and Digital Health initiatives. Since being established in 1969, Samsung Electronics has grown into one of the world’s leading technology companies, and become recognized as one of the top global brands. Our network now extends across the world, and Samsung takes great pride in the creativity and diversity of its talented people, who drive our growth. To discover more, please visit our official newsroom at (https://news.samsung.com/global/).

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SOC Physical Design and STA Methodology Engineer
SOC Physical Design and STA Methodology Engineer

Samsung Electronics America • Bengaluru

On-site
INR 1,400,000 - 2,100,000
RTL Design Engineer
RTL Design Engineer

Samsung Electronics America • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Analog Circuit Design - IO Design Engineer
Analog Circuit Design - IO Design Engineer

Samsung Electronics America • Bengaluru

On-site
INR 2,400,000 - 3,600,000
SOC Design Verification Engineer
SOC Design Verification Engineer

Samsung Electronics America • Bengaluru

On-site
INR 1,500,000 - 2,800,000
RTL Design Lead Engineer
RTL Design Lead Engineer

Samsung Electronics America • Bengaluru

On-site
INR 3,500,000 - 6,000,000
Linux BSP Engineer
Linux BSP Engineer

Samsung Electronics America • Bengaluru

On-site
INR 1,500,000 - 2,100,000
Analog Circuit Design Lead Engineer-HSI
Analog Circuit Design Lead Engineer-HSI

Samsung Electronics America • Bengaluru

On-site
INR 1,800,000 - 2,400,000
SOC RTL Design Engineer
SOC RTL Design Engineer

Samsung Electronics America • Bengaluru

On-site
INR 1,400,000 - 2,200,000
IP RTL Design Engineer
IP RTL Design Engineer

Samsung Electronics America • Bengaluru

On-site
INR 1,800,000 - 2,800,000
Analog Circuit Design QA Lead Engineer
Analog Circuit Design QA Lead Engineer

Samsung Electronics America • Bengaluru

On-site
INR 4,000,000 - 7,000,000