MTS - DPG Layout

Micron Technology, Inc.

Hyderabad

On-site

INR 2,500,000 - 6,000,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision plans
Paid time off
Relocation assistance

Job summary

Micron Technology, Inc. in India is seeking a Senior Layout Engineer within the DRAM Engineering Group to lead full-chip layout across analog, digital and memory domains.

You will collaborate with cross-functional teams across Micron’s global footprint to meet milestones and drive layout methodologies, automation, and process improvements. The role requires deep expertise in analog layout, tape-out experience, and leadership to guide juniors and manage multiple projects while maintaining design

Qualifications

  • 15+ years experience in analog/custom layout design in advanced CMOS process.
  • Expertise in Cadence VLE/VXL and Calibre DRC/LVS is a must.
  • Strong hands-on experience in critical analog layout of blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, charge pump, current mirrors, comparator, differential amplifier.
  • Experience with memory types like DRAM, SRAM, CAM, OTP.

Responsibilities

  • Design and develop full-chip layout across analog, digital, memory and related areas, ensuring EM/IR and other constraints.
  • Drive layout guidelines and best practices for full-chip layouts and blocks.
  • Perform LVS/DRC/Antenna checks, quality reviews, and documentation, ensuring on-time delivery.
  • Lead planning, estimation, scheduling, and coordination across multiple projects and teams.

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

For more than 40 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are transforming how the world uses information to enrich life. We are searching for a Senior layout engineer in Micron Technology’s DRAM Engineering Group in India. As a Senior Layout engineer, you will work with an exceptionally talented, passionate core team based in India collaborating with peer teams crossing Micron global footprint, to meet scheduled milestones in a multiple projects-based environment.

Role and Responsibilities
  • Having in-depth understanding of all aspects of layout and responsible for design and development of full chip layout, drive it in terms of technical decisions spanning across all areas like analog, digital, memory, ESD, full chip EM/IR etc.
  • Drive layout guidelines (technical, quality etc.) for successful execution of fullchip layouts.
  • Perform layout verification like LVS/DRC/Antenna, quality check and documentation.
  • Responsible for on-time delivery of fullchip and block-level layouts with acceptable quality.
  • Demonstrate leadership skill in planning, area/time estimation, scheduling, delegation and execution to meet project schedule/milestones in multiple project environment.
  • Collaborate with Design, Verification, CAD, DTCO, PI, and cross-functional teams to define and execute layout solutions.
  • Establish methodologies, layout standards, and best practices for assigned areas.
  • Contribute to layout methodologies, automation, scripting, and productivity improvements.
  • Share domain knowledge across the layout organization.
  • Drive innovation in layout teams and demonstrate technical depth through paper publications, seminars and disclosures.
  • Guide junior team-members in their execution of Sub block-level layouts & review their work
  • Contribute to effective project-management.
  • Hire, build and manage high performing teams to meet global layout standards in DPG layout organization.
  • Effectively communicating with engineering teams in the US, Japan, and Germany to assure the success of the layout project.
  • Ability to write clear, technical prompts for design/verification use cases (provide spec context, interfaces, corner conditions, assumptions, and expected output format) to help produce items required for Design and Verification using AI tools.
  • Strong judgment to validate AI outputs before use (review assumptions, align with specs/standards, cross-check with simulations, waveforms, assertions, and coverage reports, and document what was accepted/changed) prior to incorporating results into design decisions, verification plans, or debug conclusions.
Qualification/Requirements
  • 15 + year experience in analog/custom layout design in advanced CMOS process.
  • Expertise in Cadence VLE/VXL and Calibre DRC/LVS is a must.
  • Should have hands on experience of Critical Analog Layout design of blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.,
  • Should have hands on experience in handling various memories like DRAM, SRAM, CAM, OTP etc
  • Good understanding of Analog Layout fundamentals (e.g. Matching, Electro-migration, Latch-up, coupling, cross-talk, IR-drop, active and passive parasitic devices etc.)
  • Understanding layout effects on the circuit such as speed, capacitance, power and area etc.
  • Ability to understand design constraints and implement high-quality layouts.
  • Excellent command and problem-solving skills in over Physical layout verification.
  • Should have experience in leading multiple project and Tape-out.
  • Experience in scripting and automation.
  • Excellent verbal and written communication skills.
  • Education - BE or MTech in Electronic/VLSI Engineering.
Job Profile(s):

Semiconductor Design Eng MTS

Relocation level: (TBD)

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

MTS - DPG Layout
MTS - DPG Layout

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 4,500,000 - 7,500,000
MTS HIG-HBM-LAYOUT
MTS HIG-HBM-LAYOUT

Micron Technology • Hyderabad

On-site
INR 4,000,000 - 6,000,000
Principal / MTS Analog Layout Engineer – HBM
Principal / MTS Analog Layout Engineer – HBM

Micron Technology, Inc. • Hyderabad

On-site
INR 4,500,000 - 7,500,000
MTS - DPG Layout
MTS - DPG Layout

Micron Technology • Hyderabad

On-site
INR 4,000,000 - 6,500,000
Principal / MTS Analog Layout Engineer – HBM
Principal / MTS Analog Layout Engineer – HBM

Micron • Hyderabad

On-site
INR 3,500,000 - 7,000,000
MTS, HIG-HBM Layout
MTS, HIG-HBM Layout

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 5,000,000 - 9,000,000
Senior Engineer- DEG Layout
Senior Engineer- DEG Layout

Micron Technology, Inc • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Principal Engineer- HIG HBM Layout
Principal Engineer- HIG HBM Layout

Micron Technology • Hyderabad

On-site
INR 1,500,000 - 2,500,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Principal Engineer- HIG HBM Layout
Principal Engineer- HIG HBM Layout

Micron • New Delhi

On-site
INR 4,000,000 - 7,000,000
Senior /Staff AMS Layout engineer-DPG-LPDDR
Senior /Staff AMS Layout engineer-DPG-LPDDR

Micron Technology • Hyderabad

On-site
INR 1,200,000 - 1,800,000