Mixed Signal IP Verification Engineer

Intel Corporation; Bengaluru; On-site; INR 1,800,000 - 3,000,000; Full time

Job summary

Intel Corporation's Memory PHY Group seeks a Pre-Silicon Verification Engineer to deliver DDR PHY IP for Intel's SoCs. You will lead validation from test plans to regression, collaborate with cross-functional teams, and automate validation tasks to drive efficiency.

The role requires 5–10 years in design verification, strong SystemVerilog/UVM skills, and experience with FSR/DFx features is beneficial. Hybrid work model in India (Bangalore) withgt emphasis on collaboration and rigorous debugging.

Qualifications

• BS/MS degree with 5-10 years of design verification experience.
• Experience in validation flow from testbench architecture to verification closure.
• Proficient in SystemVerilog and OVM/UVM.
• Strong debugging and problem-solving skills.
• Excellent communication and collaboration abilities.

Responsibilities

• Create test plans and define TB architecture for DDR PHY IP verification.
• Develop and maintain test benches and validation environments.
• Validate design and micro-architectural implementation for pre-silicon.
• Automate validation tasks to improve efficiency and coverage.
• Collaborate with RTL, digital/analog architects, and physical design teams.

Skills

Design verification

SystemVerilog

OVM/UVM

Validation flow

Debugging

Python

Perl

Git

VSCode

GitHub Copilot

Education

Bachelor's or Master's degree

Tools

Git

VSCode

VCS NLP

Non-NLP simulations

Job description

## Mixed Signal IP Verification EngineerApplylocations: India, Bangaloretime type: Full timeposted on: Posted Todayjob requisition id: JR0285522# **Job Details:**## Job Description:The Memory PHY Group (MPG) within the Central Engineering Group (CEG) is looking for a Pre-Silicon Verification Engineer to deliver latest and best-in-class DDR PHY IP for SoCs across Intel for the latest desktop, laptop, and other products. In this role you will perform all aspects of the functional verification flow to ensure design will meet specification requirements. You will perform IP Verification related tasks such as creating test plan, defining TB architecture and creating test benches, validating design and micro-architectural implementation. You will be automating validation tasks to drive efficiency. You will be analyzing results and help to debug issues in pre-silicon environment at IP, subsystem and SOC level. You will collaborate with digital and analog architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals. The additional responsibilities include: development of validation strategies and plans, scoping and driving execution for different area of pre-Si validation, driving technical reviews of plans and proofs with design and architecture teams, maintaining and improving existing functional verification infrastructure and methodology, providing guidance and help to team members in understanding issues, removing roadblocks and ensuring issue resolution through strong demonstration of Intel Cultural values.## **Qualifications:**Minimum Qualifications:• Candidate must possess a BS, MS degree with 5-10 years of relevant industry experience in Design verification, System Verilog and OVM/UVM.• Candidate must be experienced in validation flow right from testbench architecture and test plan creation to verification closure, waveform debug, functional coverage, code coverage, VCS NLP and non-NLP simulations and GLS• Capable of multitasking in dynamic environment with multiple teams from different geos• Solid verbal and written communication skills• Excellent debug and problem solving skillsPreferred Qualifications:• Knowledge of DDRPHY validation with good hold on DFx features• Good scripting skills in Python/Perl• Exposed to Git version controlVSCode GitHub CoPilot or any other AI experience## Job Type:Experienced Hire## Shift:Shift 1 (India)## Primary Location:India, Bangalore## Additional Locations:## Business group:The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A**Work Model for this Role**This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. \* Job posting details (such as work model, location or time type) are subject to change.