IP/SOC Engineer

NXP

Pune District

On-site

INR 3,000,000 - 6,000,000

Full time

12 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

NXP in Pune, India, is seeking a Senior IP/SoC Design Engineer to drive IP and subsystem development, including microarchitecture, RTL coding, and verification. You will work with global experts to tackle design challenges and deliver optimized wireless products with best-in-class performance and power efficiency.

Role offers exposure to the full development lifecycle from specification to delivery and requires strong ownership, communication, and problem-solving skills.

Qualifications

  • Bachelor's or master's degree in Electrical/ Electronics engineering or related field.
  • 8–10 years of experience in digital logic design and integration involving ARM cores, bus protocols, and interconnect architectures.
  • Strong expertise in microarchitecture development, Verilog RTL coding, and IP/SoC verification.
  • Experience with IP integration and/or SoC RTL integration.
  • Proof experience performing LINT, CDC, and RDC sign-offs to ensure the highest design quality.
  • Understanding of the full SoC design flow from architecture through synthesis.
  • Experience with BE reviews and IP integration reviews to support concurrent engineering.
  • Hands-on FPGA lab validation and post-silicon bring-up.
  • Knowledge of wireless standards (Wi-Fi, Bluetooth, IEEE 802.15.4) preferred.
  • Self-motivated with ownership and strong communication.

Responsibilities

  • Participate in the complete IP and system design cycle including microarchitecture, RTL coding, verification, synthesis, FPGA prototyping, and silicon bring-up.
  • Support IP delivery, FPGA prototyping, and silicon validation activities.
  • Solve complex design and verification challenges through innovative and practical solutions.
  • Collaborate with cross-functional teams to ensure high-quality design implementation and successful product delivery.

Skills

ARM cores
Verilog RTL
IP/SoC verification
LINT, CDC, RDC
FPGA validation
SoC RTL integration
BE reviews
Wireless know-how
Problem-solving
Communication skills

Education

Bachelor's or Master's in Electrical/Electronics

Tools

Synopsys VCS
RTL simulators
Verdi
SpyGlass

Job description

Senior IP/SOC Design Engineer

We are part of a highly accomplished team within NXP that delivers the industry's first tri-radio chip. Our team focuses on wireless MAC controller and system-level development for wireless products, with a strong emphasis on design and verification. We continuously develop and integrate new customer-requested features as well as capabilities aligned with evolving wireless standards.

Job Opportunity

We currently have an opening for a Senior Design Engineer, and we are seeking a highly motivated, energetic, and team-oriented professional to drive IP and subsystem development. This role involves deep engagement in logic design, architecture definition, and the development of complex IP and subsystem solutions.

You will work closely with experienced global experts across Systems Engineering and SoC Design functions to lead and address design and architectural challenges associated with complex IPs and system-level solutions.

This is an excellent opportunity to contribute to the development of cutting-edge wireless products that deliver best-in-class performance, optimized area efficiency, and low power consumption. This role offers exposure to the complete development lifecycle, from high-level specification development through design implementation and delivery.

Are you interested in working on cutting-edge wireless technologies that will form the backbone of the future connected lifestyle?

Do you enjoy collaborating with passionate and talented engineers to solve critical technical challenges and drive next-generation innovations?

Are you ready to take the next step in your career and make a significant impact on the success of a world-class engineering team?

Responsibilities
  • Participate in the complete IP and system design cycle, including microarchitecture development, RTL coding, verification, synthesis, FPGA prototyping, and silicon bring-up.
  • Support IP delivery, FPGA prototyping, and silicon validation activities.
  • Solve complex design and verification challenges through innovative and practical solutions.
  • Collaborate with cross-functional teams to ensure high-quality design implementation and successful product delivery.
Required Skills and Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related field.
  • 8 to 10 years of experience in digital logic design and integration involving ARM cores, bus protocols, and interconnect architectures.
  • Strong expertise in microarchitecture development, Verilog RTL coding, and IP/SoC verification.
  • Experience in subsystem development and/or SoC RTL integration.
  • Proof experience performing LINT, CDC, and RDC sign-offs to ensure the highest design quality.
  • Strong understanding of the complete SoC design flow, from high-level architecture through synthesis.
  • Experience with Synopsys VCS, RTL simulators, Verdi, spyglass tools.
  • Experience conducting IP integration reviews and backend (BE) report reviews to support concurrent engineering efforts.
  • Hands-on laboratory experience with FPGA validation and post-silicon bring-up.
  • Working knowledge of wireless technologies and standards, including Wi-Fi (IEEE 802.11), Bluetooth, IEEE 802.15.4, or other networking controller architectures and implementations is preferred.
  • Self-motivated with a strong sense of ownership and the ability to drive issues to closure.
  • Excellent written and verbal communication skills.
  • Strong analytical and creative problem-solving abilities, including the capability to decompose complex problems into manageable components.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IP/SOC Design Engineer
IP/SOC Design Engineer

Ciliconchip • Pune District

On-site
INR 1,500,000 - 2,100,000
Lead/Staff RTL Design Engineer
Lead/Staff RTL Design Engineer

Silicon Labs • Hyderabad

On-site
INR 900,000 - 1,500,000
Lead Design Engineer - Digital IP
Lead Design Engineer - Digital IP

Larsen & Toubro • Bengaluru

On-site
INR 1,000,000 - 2,000,000
Senior System and Application Engineer
Senior System and Application Engineer

NXP Semiconductors • Maharashtra

On-site
INR 1,500,000 - 2,700,000
IP Design Director
IP Design Director

Mulya Technologies • Bengaluru

On-site
INR 2,500,000 - 4,500,000
Senior Principal Engineer SoC Design
Senior Principal Engineer SoC Design

NXP Semiconductors • Maharashtra

On-site
INR 3,500,000 - 7,500,000
Distinguished Engineer- Digital Design
Distinguished Engineer- Digital Design

Mulya Technologies • Bengaluru

On-site
INR 4,500,000 - 6,500,000
SoC Design Director
SoC Design Director

Mulya Technologies • Bengaluru

On-site
INR 2,500,000 - 5,000,000
Senior Design Architect - Digital and Physical IP
Senior Design Architect - Digital and Physical IP

Cadence Design Systems India Pvt Ltd • Bengaluru

On-site
INR 4,200,000 - 6,000,000
Principal Wireless Systems Engineer
Principal Wireless Systems Engineer

Kinara.ai • Pune District

On-site
INR 1,500,000 - 2,100,000