DFT DV Engineer | 7+ years | DFT/DV/UVM/System Verilog

Cisco Systems, Inc.

Bengaluru

On-site

INR 2,800,000 - 4,200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cisco Systems, Inc. in Bengaluru seeks an experienced DFT Verification Engineer to drive test planning, develop DFT test benches and verify complex silicon architectures. You will collaborate with RTL and PD teams to enable robust validation across stages of the design flow.

The role requires 8+ years in DFT verification, strong SystemVerilog debugging skills, and scripting with Tcl and Python/Perl. A deep understanding of DVE/Verdi is preferred, with a focus on scalable, reusable test

Qualifications

  • Bachelor's or Master’s Degree in Electrical or Computer Engineering.
  • Experience in developing detailed test plans and test benches for DFT verification.
  • Prior experience in test planning based on complex design specification.
  • Prior experience in testbench development using System Verilog.
  • Debugging experience using DVE/Verdi.
  • Scripting skills: Tcl, Python/Perl.

Responsibilities

  • Work with Front-end RTL teams and backend physical design teams to understand chip architecture and drive high-quality DFT verification.
  • Develop test benches and test plans to verify comprehensive DFT architecture supporting ATE screening, in-system test, debug and diagnostics.
  • Collaborate with design/verification and PD teams to integrate and validate test logic throughout implementation and post-silicon validation.
  • Contribute to innovative hardware DFT/test strategy for new silicon models, bare die, stacked die, and reusable test/debug methodologies.
  • Craft effective solutions and debug efficiently.

Skills

Detail-oriented
Problem solving
Team collaboration
Communication

Education

Bachelor's or Master’s in Electrical/Computer Engineering

Tools

SystemVerilog
DVE/Verdi
Tcl
Python
Perl

Job description

Meet the Team:

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

Your Impact:

  • You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification.

  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design

  • Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.

  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.

  • The job requires the candidate to have the ability to craft solutions and debug efficiently.

Minimum Qualifications:

  • Bachelor's or Master’s Degree in Electrical or Computer Engineering required with at least 8+ years of experience.

  • Experience in developing detailed test plans and test benches for DFT verification

  • Prior experience in test planning based on complex design specification.

  • Prior experience in testbench development using System Verilog.

  • Debugging experience using DVE/Verdi.

  • Scripting skills: Tcl, Python/Perl.

Preferred Qualifications:

  • UVM and advanced System Verilog knowledge.

  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT DV Engineer | 7+ years | DFT/DV/UVM/System Verilog
DFT DV Engineer | 7+ years | DFT/DV/UVM/System Verilog

Cisco • Bengaluru

On-site
INR 2,400,000 - 3,600,000
ASIC DFT DV Technical Lead
ASIC DFT DV Technical Lead

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 6,000,000
DFT DV Technical Lead
DFT DV Technical Lead

Cisco • Bengaluru

On-site
INR 3,500,000 - 7,000,000
ASIC DFT DV Technical Lead
ASIC DFT DV Technical Lead

Cisco • Bengaluru

On-site
INR 1,200,000 - 1,800,000
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 2,500,000 - 4,500,000
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead ATPG SCAN JTAG MBIST TestMax Tessent Exp - 10 Years
DFT Engineering Technical Lead ATPG SCAN JTAG MBIST TestMax Tessent Exp - 10 Years

Cisco • Chennai District

On-site
INR 4,000,000 - 6,500,000
DFT Engineering Technical Lead ATPG SCAN JTAG MBIST TestMax Tessent Exp - 10 Years
DFT Engineering Technical Lead ATPG SCAN JTAG MBIST TestMax Tessent Exp - 10 Years

Cisco • Bengaluru South

On-site
INR 4,500,000 - 7,000,000
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000