ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years

Cisco

Bengaluru

On-site

INR 4,000,000 - 7,000,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cisco Silicon One is seeking an experienced ASIC Design for Test Hardware Engineer to drive DFT features for ATE, in-system testing, and post-silicon validation. You will work across design, verification, and PD teams to ensure robust testability integrated into RTL and silicon.

Applicants should have 8–10 years of relevant experience, strong JTAG/ATPG knowledge, and hands-on use of tools like TestMax, Tetramax, and Tessent. Tcl/Python/Perl scripting is essential for automation.

Qualifications

  • Bachelor's or Master's degree in Electrical or Computer Engineering required with relevant experience.
  • Strong knowledge of DFT, test and silicon engineering trends.
  • Experience with JTAG, scan insertion and ATPG.
  • Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent.
  • Experience with gate-level simulation and debugging with VCS or similar simulators.
  • Post-silicon validation and debug experience; familiarity with ATE patterns and P1687.
  • Strong verbal skills and ability to thrive in a multifaceted environment.
  • Scripting skills: Tcl, Python, Perl.

Responsibilities

  • Responsible for implementing Hardware DFT features supporting ATE, in-system test, debug and diagnostics.
  • Develop innovative DFT IP in collaboration with multi-functional teams; integrate testability features with RTL.
  • Collaborate with design, design-verification and PD teams to enable test logic integration across implementation and post-silicon validation.
  • Craft solutions and debug with minimal mentorship.
  • Position requires 8–10 years of related work experience in ASIC DFT.

Skills

DFT
Test silicon engineering
JTAG protocols
ATPG
VCS debugging
Scripting Tcl/Python/Perl
Gate-level simulation
ATE patterns
P1687

Education

Bachelors or Masters in Electrical or Computer Engineering

Tools

TestMax
Tetramax
Tessent

Job description

Meet the Team

Join the Cisco Silicon One team and drive innovation at the heart of next‑generation network devices—Cisco Silicon One™. Our unique team operates in a startup‑like environment within a world‑class corporation, pushing the boundaries of advanced silicon technologies. Our design center brings together all silicon hardware and software development disciplines, promoting an atmosphere of collaboration, technical leadership, and excellence.

Your Impact
  • Responsible for implementing the Hardware Design‑for‑Test (DFT) features that support ATE, in‑system test, debug and diagnostics needs of the designs.
  • Responsible for development of innovative DFT IP in collaboration with the multi‑functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
  • Work closely with the design, design‑verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post‑silicon validation flows.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.
  • You are an ASIC Design for Test Hardware Engineer with 8‑10 years of related work experience with a broad mix of technologies.
Minimum Qualifications
  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with at least 8‑10 years of experience.
  • Knowledge of the latest innovative trends in DFT, test and silicon engineering.
  • Experience with JTAG protocols, scan insertion and ATPG.
  • Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets.
  • Experience with gate‑level simulation, debugging with VCS and other simulators.
  • Post‑silicon validation and debug experience; ability to work with ATE patterns, P1687.
  • Strong verbal skills and ability to thrive in a multifaceted environment.
  • Scripting skills: Tcl, Python, Perl.
Preferred Qualifications
  • Test static timing analysis.
  • Post‑silicon validation using DFT patterns.
  • Mandated mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mandatory mand.
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader | Scan, ATPG, MBIST
ASIC DFT Engineering Technical Leader | Scan, ATPG, MBIST

Cisco • Hyderabad

On-site
INR 1,800,000 - 2,500,000
Limitless growth opportunities
Collaborative team environment
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore

Cisco • Hyderabad

On-site
INR 3,500,000 - 6,000,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco • Hyderabad

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco • Chennai District

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Chennai District

On-site
INR 2,400,000 - 4,200,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead ATPG SCAN JTAG MBIST TestMax Tessent Exp - 10 Years
DFT Engineering Technical Lead ATPG SCAN JTAG MBIST TestMax Tessent Exp - 10 Years

Cisco • Chennai District

On-site
INR 4,000,000 - 6,500,000