Dft Design Engineer

Proxelera

Hyderabad, Bengaluru

On-site

INR 900,000 - 1,500,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Proxelera is seeking an experienced DFT Engineer with 4–8 years of hands-on expertise in Design for Test (DFT) implementation and ATPG for complex SoC designs. The candidate should master scan architecture, MBIST, JTAG, and compression techniques, and collaborate with RTL, physical design, and validation teams.

The role involves defining and implementing DFT architectures, generating ATPG patterns, and developing DFT scripts to support silicon bring-up and manufacturing test.

Qualifications

  • Experience with Scan Insertion and architecture.
  • Hands-on ATPG and fault coverage analysis required.
  • MBIST implementation and memory repair concepts beneficial.
  • Knowledge of IEEE 1149.1/1149.6 (JTAG/Boundary Scan).
  • Familiarity with test compression techniques such as EDT or similar.
  • Experience in DFT verification using simulation and formal methodologies.
  • Strong understanding of digital design, RTL and ASIC design flow.
  • Strong debugging and problem-solving skills.
  • Proficiency in scripting (Tcl, Perl, Python, Shell).

Responsibilities

  • Define and implement DFT architecture for complex SoC/IP designs.
  • Insert and verify Scan, MBIST, Boundary Scan (JTAG), and test compression logic.
  • Perform DFT rule checks and ensure testability requirements are met.
  • Generate ATPG patterns for various fault types.
  • Analyze fault coverage and debug pattern generation issues.
  • Collaborate with RTL, Physical Design, Verification, and Product Engineering teams to resolve DFT issues.
  • Support silicon bring-up, manufacturing test, and yield improvement activities.
  • Develop and maintain DFT scripts using Tcl, Perl, Python, or Shell.
  • Participate in design reviews and contribute to DFT methodology improvements.
  • Ensure compliance with DFT sign-off requirements and project timelines.

Skills

Scan Architecture
ATPG
MBIST
JTAG/Boundary Scan
Test Compression
ATPG Pattern Generation
Fault Coverage Analysis
Simulation & Formal Methodologies
RTL/ASIC Design Flow
Debugging & Problem-Solving
Scripting (Tcl/Perl/Python/Shell)

Tools

N/A

Job description

Job Description: DFT Engineer (48 Years Experience)
Position: DFT Engineer
Experience: 48 Years
Location: Bangalore / Hyderabad
Job Summary

We are looking for an experienced DFT Engineer with 4–8 years of hands‑on expertise in Design for Test (DFT) implementation, verification, and ATPG for complex SoC designs. The ideal candidate should have strong knowledge of scan architecture, MBIST, JTAG, compression techniques, and test pattern generation, along with experience working closely with RTL, physical design, and validation teams.

Key Responsibilities
  • Define and implement DFT architecture for complex SoC/IP designs.
  • Insert and verify Scan, MBIST, Boundary Scan (JTAG), and test compression logic.
  • Perform DFT rule checks and ensure testability requirements are met.
  • Generate ATPG patterns for stuck‑at, transition, bridge, and path delay faults.
  • Analyze fault coverage and debug pattern generation issues.
  • Collaborate with RTL, Physical Design, Verification, and Product Engineering teams to resolve DFT‑related issues.
  • Support silicon bring‑up, manufacturing test, and yield improvement activities.
  • Develop and maintain DFT scripts using Tcl, Perl, or Python.
  • Participate in design reviews and contribute to DFT methodology improvements.
  • Ensure compliance with DFT sign‑off requirements and project timelines.
Required Skills
  • Strong understanding of Scan Architecture and Scan Insertion.
  • Hands‑on experience with ATPG and fault coverage analysis.
  • Experience with MBIST implementation and memory repair concepts.
  • Knowledge of IEEE 1149.1/1149.6 (JTAG/Boundary Scan).
  • Familiarity with test compression techniques such as EDT or similar.
  • Experience in DFT verification using simulation and formal methodologies.
  • Good understanding of digital design, RTL, and ASIC design flow.
  • Strong debugging and problem‑solving skills.
  • Proficiency in scripting using Tcl, Perl, Python, or Shell.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Engineer
DFT Engineer

SmartSoC Solutions Pvt Ltd • Bengaluru

On-site
INR 3,000,000 - 5,000,000
DFT Engineer
DFT Engineer

Weekday AI (YC W21) • Hyderabad

On-site
INR 1,500,000 - 8,000,000
Senior Dft Engineer
Senior Dft Engineer

Exiger Technologies • Bengaluru

On-site
INR 1,500,000 - 2,500,000
DFT Engineer
DFT Engineer

Weekday AI (YC W21) • Bengaluru

On-site
INR 1,500,000 - 8,000,000
Design-for-Test (DFT) Engineer
Design-for-Test (DFT) Engineer

Weekday (YC W21) • Hyderabad

On-site
INR 1,500,000 - 2,700,000
Design-for-Test (DFT) Engineer
Design-for-Test (DFT) Engineer

Weekday (YC W21) • Bengaluru

On-site
INR 1,800,000 - 3,600,000
DFT Engineer - Bangalore
DFT Engineer - Bangalore

Tecquire Solutions Pvt Ltd • Bengaluru

On-site
INR 800,000 - 1,200,000
DFT Engineer
DFT Engineer

Erbity • Hyderabad

On-site
INR 3,000,000 - 6,000,000
DFT Engineer
DFT Engineer

XQwave Pvt Ltd (Formerly Obsidian Solutions Pvt Ltd) • Bengaluru

On-site
INR 1,800,000 - 3,500,000
DFT Engineer
DFT Engineer

Erbity • Ahmedabad District

On-site
INR 2,000,000 - 3,500,000