DFT ASIC Engineering Technical Leader | ATPG | 10 to 14 years | Bangalore

Cisco

Bengaluru

On-site

INR 4,500,000 - 7,000,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cisco Silicon One seeks a senior DFT engineering leader to guide a team through design, verification, and production qualification of next‑generation silicon. You will drive DFT features, supervise ATPG, scan compression, and memory BIST, and collaborate with architects and verification teams to raise test quality.

This role requires 10+ years in DFT, proven leadership, and hands-on experience across the full lifecycle from pre‑silicon to production bring‑up, with a focus on scalable,

Qualifications

  • 10+ years of experience in DFT and silicon design.
  • Proven leadership of engineering teams and mentoring.
  • Experience across full product lifecycle from pre-silicon to production.
  • Proficiency in DFT features like scan insertion and BIST.

Responsibilities

  • Lead, mentor, and develop a team of DFT engineers responsible for designing and implementing innovative DFT features ensuring high-quality, testable, and manufacturable silicon designs.
  • Drive the team through the full product lifecycle, from pre-silicon design, post-silicon debug, to production qualification.
  • Collaborate with chip architects, design engineers, and verification teams to define, optimize, and standardize DFT strategies across multiple projects.
  • Supervise implementation of ATPG, scan compression, memory BIST, and other advanced DFT techniques to improve test coverage and efficiency.
  • Guide the debugging and root-cause analysis of silicon failures, leveraging team expertise to improve yield and reliability.
  • Establish and continuously improve DFT methodologies and best practices, ensuring adoption across current and future designs.
  • Foster a culture of innovation, technical excellence, and partnership within the DFT group.
  • Provide regular feedback, career development support, and performance evaluations for team members.
  • Represent the DFT team in cross‑functional meetings and communicate key updates to management and stakeholders.

Skills

Team leadership
Mentoring
Project planning
Communication skills
DFT expertise

Education

BTech/MTech in Electrical/Computer Engineering

Tools

ATPG
Scan insertion
BIST
Boundary scan

Job description

Meet the Team

Join the Cisco Silicon One team and drive innovation at the heart of next-generation network devices—Cisco Silicon One™. Our unique team operates in a startup-like environment within a world-class corporation, pushing the boundaries of advanced silicon technologies. Our design center brings together all silicon hardware and software development disciplines, promoting an atmosphere of collaboration, technical leadership, and excellence.

Meet the Team

Join the Cisco Silicon One team and drive innovation at the heart of next-generation network devices—Cisco Silicon One™. Our unique team operates in a startup-like environment within a world-class corporation, pushing the boundaries of advanced silicon technologies. Our design center brings together all silicon hardware and software development disciplines, promoting an atmosphere of collaboration, technical leadership, and excellence. We are redefining the networking industry and building the future of the internet for the 5G era. With Cisco Silicon One™, we deliver a unified, programmable silicon architecture—the foundation of all Cisco’s future routing products. Our platform offers high-speed networking, programmability, power efficiency, and scalability for service provider and web-scale markets.

Your Impact
  • Lead, mentor, and develop a team of DFT engineers responsible for designing and implementing innovative DFT features ensuring high-quality, testable, and manufacturable silicon designs.
  • Drive the team through the full product lifecycle, from pre-silicon design, post-silicon debug, to production qualification.
  • Collaborate with chip architects, design engineers, and verification teams to define, optimize, and standardize DFT strategies across multiple projects.
  • Supervise implementation of ATPG, scan compression, memory BIST, and other advanced DFT techniques to improve test coverage and efficiency.
  • Guide the debugging and root-cause analysis of silicon failures, leveraging team expertise to improve yield and reliability.
  • Establish and continuously improve DFT methodologies and best practices, ensuring adoption across current and future designs.
  • Foster a culture of innovation, technical excellence, and partnership within the DFT group.
  • Provide regular feedback, career development support, and performance evaluations for team members.
  • Represent the DFT team in cross‑functional meetings and communicate key updates to management and stakeholders.
Minimum Qualifications
  • BTech/Mtech. in Electrical/Computer Engineering or a related field with 10+ years of demonstrated experience.
  • Proven hands‑on experience with DFT features such as scan insertion, BIST, or boundary scan.
  • Demonstrated experience leading and developing engineering teams, including mentoring, performance management, and project planning.
  • Proficiency in the full product lifecycle, from pre-silicon design to silicon bring‑up and production qualification.
Preferred Qualifications
  • Experience with Automatic Test Pattern Generation (ATPG) methodologies and advanced DFT techniques.
  • Strong ability to define, standardize, and implement DFT methodologies from design phase to high‑volume production.
  • Prior experience in leading complex technical projects and collaborating with cross‑functional teams.
  • Excellent interpersonal, communication, and presentation skills.
  • Ability to motivate team members, promote technical growth, and manage priorities in a dynamic environment.
  • Strong attention to detail and system‑level understanding of networking and silicon solutions.
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco • Chennai District

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco • Hyderabad

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader ATPG MBIST SSN SCAN 12 Years
ASIC DFT Engineering Technical Leader ATPG MBIST SSN SCAN 12 Years

Cisco • Chennai District

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years
ASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years
DFT Engineering Technical Lead | ATPG, SCAN, JTAG, MBIST, TestMax, Tessent | Exp - 10+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Chennai District

On-site
INR 2,400,000 - 4,200,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Hyderabad

On-site
INR 3,500,000 - 6,500,000