ASIC Engineering Technical Leader- IC Package Design

Cisco Systems, Inc

Bengaluru

On-site

INR 2,500,000 - 4,500,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Join the Package Design Team at Cisco Silicon One in India, a group leading the way in developing Cisco's silicon solutions for next‑generation networking. As a lead engineer, you will drive the entire package design process—from planning and optimization to execution—ensuring high-speed, robust, and scalable solutions for global networks.

You will mentor engineers, define strategies, and collaborate across multi‑functional teams to accelerate the creation of industry-leading silicon packages.

Qualifications

  • Bachelor’s or Master’s in Electrical Engineering or related field required.
  • Strong knowledge of high-speed signal design and PDN.
  • Experience with industry-standard EDA tools for layout and design.

Responsibilities

  • Lead package design tasks and drive schedules from concept to implementation.
  • Optimize pinouts, stack-ups, PDN, and high-speed routing for manufacturability.
  • Collaborate with silicon floor planning, SI, and PI teams to ensure quality.
  • Work with layout editors to deliver designs aligned with interfaces.
  • Advance design methodologies and partner with vendors to improve quality.
  • Drive innovation for Cisco’s next-generation ASICs.

Skills

High-speed signal design
Power distribution networks
PCB design
EDA tools
Scripting (Python, Perl, TCL, shell)
Team leadership
English communication

Education

Bachelor’s or Master’s degree in Electrical Engineering or related field

Tools

EDA software suites

Job description

Meet the Team

Join the Package Design Team at Cisco Silicon One in India, a group leading the way in developing Cisco's groundbreaking silicon solutions for next-generation networking. As a collaborative team at the center of Cisco's silicon development, we design and optimize advanced package solutions for some of the industry’s most sophisticated ASICs. You’ll work directly with experts in layout, signal integrity, and power distribution, shaping innovative methodologies and driving the evolution of high-performance networking technologies.

Your Impact

This role offers a unique opportunity to make a significant impact on the future of networking innovation within the Cisco Silicon One initiative. As a lead engineer, you will drive the entire package design process—from planning and optimization to execution—ensuring the delivery of high-speed, robust, and scalable solutions for global networks. You will mentor engineers, define strategies, and collaborate across multi-functional teams to accelerate the creation of industry-leading silicon packages. Beyond technical leadership, you’ll join a passionate community dedicated to changing how the world connects, works, and learns, while building strong partnerships and fostering collective success.

Responsibilities
  • Lead package design tasks, planning and driving schedules from concept through implementation
  • Optimize package pinouts, stack-ups, power distribution, and high-speed routing, balancing performance and manufacturability
  • Collaborate with silicon floor planning, signal integrity (SI), and power integrity (PI) teams to ensure design quality and efficiency
  • Work closely with layout editors to deliver high-quality package designs aligned with interface requirements
  • Enhance design methodologies and partner with vendors to improve product quality and efficiency
  • Drive innovation in package solutions for Cisco’s next-generation ASICs
Minimum Qualifications
  • Bachelor’s or Master’s degree in Electrical Engineering or a related field
  • Strong understanding of high-speed signal design, power distribution networks (PDN), and PCB design
  • Experience with industry-standard EDA tools for layout and design
Preferred Qualifications
  • Experience in ASIC package design, including pinout optimization and high-speed routing
  • Knowledge of silicon floor planning, SI, and PI considerations
  • Proven ability to lead design improvements and coordinate with stakeholders
  • Firsthand experience with testing and measurement equipment (oscilloscopes, TDR/VNA analyzers)
  • Excellent verbal and written communication skills in English
  • Scripting experience (Python, Perl, TCL, shell programming) is highly valuable
  • Experience in leading a team of designers
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Engineering Technical Leader- IC Package Design
ASIC Engineering Technical Leader- IC Package Design

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 1,800,000 - 2,400,000
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

Cisco Systems, Inc • Bengaluru

On-site
INR 4,000,000 - 6,000,000
ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)
ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 8,000,000
Title: ASIC Design Engineer | Exp 8+ Years
Title: ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,500,000 - 2,500,000
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore

Cisco Systems, Inc • Hyderabad, Bengaluru

On-site
INR 2,500,000 - 5,000,000
ASIC Design Engineer | Exp 8+ Years
ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc • Bengaluru

On-site
INR 1,200,000 - 1,800,000
ASIC Engineer || Physical Design, CAD Methodology || STA Setup, Convergence Methodology || Exp 4+ years
ASIC Engineer || Physical Design, CAD Methodology || STA Setup, Convergence Methodology || Exp 4+ years

Cisco Systems, Inc • Bengaluru

On-site
INR 4,000,000 - 7,000,000
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 8,000,000
None
ASIC Engineer | Physical Design, CAD Methodology | STA Setup, Convergence Methodology | Exp 4+ years
ASIC Engineer | Physical Design, CAD Methodology | STA Setup, Convergence Methodology | Exp 4+ years

Cisco • Bengaluru

On-site
INR 3,500,000 - 5,500,000
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 4 to 7 years | Bangalore
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 4 to 7 years | Bangalore

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 2,500,000 - 4,000,000