ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

123 Cisco Systems (India) Private Limited

Bengaluru

On-site

INR 4,000,000 - 8,000,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

None

Job summary

Cisco SiliconOne team is seeking an expert ASIC Engineering Technical Leader with hands-on RTL design experience in Verilog/SystemVerilog. You will drive architectural decisions, from specification through tape-out, and lead system validation of high-performance silicon.

The role combines architectural leadership with practical implementation, debugging, and flow optimization, offering exposure to hardware emulation and end-to-end ASIC development.

Qualifications

  • BS/MS and 5+/3+ years respectively of hands-on experience in large-scale, high-performance ASIC RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification)
  • Experience in system debug and SW/HW bringup, system validation of silicon towards FCS.
  • Gate-level understanding of RTL and Synthesis
  • Programming/scripting skills (C, C++, Perl)
  • Hardware Emulation Platforms and tools (such as EVE, Veloce)
  • Good written/verbal interpersonal skills and leadership skills.

Responsibilities

  • Architectural work: in-depth understanding of the architecture, and identification of problems and solutions.
  • All aspects of implementation: specification, design, timing-analysis, power-optimization, flow automation, optimization of the logic for low power and area.
  • Document and improve standard methodologies to make product successful.

Skills

RTL design
Verilog/SystemVerilog
C/C++/Perl
Leadership & debugging
System debug & SW/HW bringup
Hardware emulation (EVE/Veloce)

Education

BS/MS in Electrical Engineering or related

Tools

VCS
Spyglass
CDC
Formal verification
EVE
Veloce

Job description

Meet the Team

Come join us and be part of the Cisco SiliconOne team and take part in crafting Cisco's groundbreaking Enterprise and Service Provider solutions by crafting some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a rare combination of a startup culture with the benefits of working for the top tier networking company in the world!

Your Impact

Cisco SiliconOne team is looking for an expert and talented ASIC Engineering Technical Leader. You will have an ASIC design background with hands-on experience in RTL design with in-depth knowledge of ASIC/SoC development cycle, the best industry practices, from specification through tape-out and lab validation, and a proven track record of success in high-performance/high-volume products.

Architectural work
  • Architectural work: in-depth understanding of the architecture, and identification of problems and solutions.
  • All aspects of implementation: specification, design, timing-analysis, power-optimization, flow automation, optimization of the logic for low power and area; highlighting issues and standard methodologies for power and area optimization.
  • Document and improve standard methodologies to make product successful.
Minimum Qualifications
  • BS/MS and 5+/3+ years respectively of hands-on experience in large-scale, high-performance ASIC RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification)
  • Experienced in system debug and SW/HW bringup, system validation of silicon towards FCS.
  • Gate-level understanding of RTL and Synthesis
  • Programming/scripting skills (C, C++, Perl)
  • Hardware Emulation Platforms and tools (such as EVE, Veloce)
  • Good written/verbal interpersonal skills and leadership skills.
Preferred Qualifications
  • Worked in architecture and definition of high-scale, high-performance ASICs.
  • Validated experience in implementation: specification, RTL design, lint, cdc, timing analysis, formal verification, system testing.
  • Validated experience in flow automation (scripting, Makefiles, etc), and establishing guidelines for the team.
  • Good interpersonal skills, and validated leadership to accurately describe issues/improvements and lead team for on-time completion.
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions.

Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 4 to 7 years | Bangalore
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 4 to 7 years | Bangalore

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 2,500,000 - 4,000,000
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

Cisco Systems, Inc • Bengaluru

On-site
INR 4,000,000 - 6,000,000
ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)
ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 8,000,000
ASIC Design Engineer | Exp 8+ Years
ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Title: ASIC Design Engineer | Exp 8+ Years
Title: ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,500,000 - 2,500,000
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 3,000,000 - 6,000,000
ASIC Design Engineer | Exp 8+ Years
ASIC Design Engineer | Exp 8+ Years

The Consensus • Bengaluru

On-site
INR 2,500,000 - 7,500,000
ASIC DFT Technical Leader | MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation | Expereince - 11+ years
ASIC DFT Technical Leader | MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation | Expereince - 11+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,500,000 - 7,500,000
ASIC Engineering Technical Leader (RTL Design | 8- 15 Years | Bangalore)
ASIC Engineering Technical Leader (RTL Design | 8- 15 Years | Bangalore)

Cisco Systems, Inc • Bengaluru

On-site
INR 3,500,000 - 6,000,000
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 9,000,000