ASIC Engineer || Physical Design, CAD Methodology || STA Setup, Convergence Methodology || Exp 4+ years

Cisco Systems, Inc

Bengaluru

On-site

INR 4,000,000 - 7,000,000

Full time

10 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cisco SiliconOne in Bangalore seeks a senior ASIC Physical Design engineer to drive the backend RTL-to-GDS flow for cutting-edge networking chips. You will lead floorplanning, place-and-route, timing closure, and power integrity with emphasis on performance and die size.

You will own multi-core sign-off across designs, leveraging automation and state-of-the-art STA methodologies to deliver high-quality silicon.

Qualifications

  • Bachelor's or Master’s Degree in Electrical or Computer Engineering.
  • Experience with ASIC physical implementation including floor planning and global signal planning.
  • Timing closure and physical convergence experience.
  • Automation scripting within STA tools for methodology development.
  • Experience with large designs (>100M gates) in advanced nodes.

Responsibilities

  • Drive RTL-to-GDS backend flow, including floor planning, place & route, timing closure, and power integrity.
  • Lead sign-off for Multi-Mode/Multi-Corner designs and ensure timing convergence.
  • Develop and maintain automation scripts for STA tooling and methodology development.
  • Collaborate to optimize performance and die size across complex ASIC designs.

Skills

ASIC Physical design
Floor planning
Clock & power distribution
I/O planning
Hardware design integration

Education

Bachelors or Masters in Electrical/Computer Engineering

Tools

STA tools
Primetime
Power Integrity Tools

Job description

Meet The Team

Come join us and be part of the Cisco SiliconOne team and take part in crafting Cisco's groundbreaking Enterprise and Service Provider solutions by crafting some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a rare combination of a startup culture with the benefits of working for the top tier networking company in the world!

Your Impact

Our creative and talented Physical Design team in Bangalore, India. As a member of this team, you will be involved in creating next generation state-of-the-art networking chips in advanced process node. You will drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization.

Minimum Qualifications
  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with 4+ Years of exp
  • All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.
  • Hierarchical design implementation approach, Timing closure, physical convergence.
  • Work on Automation scripts within STA tools for Methodology development. Excellent debugging skills in implementation issues and ability to produce creative solutions, Power Integrity Analysis.
  • STA setup, convergence methodology, reviews and sign-off for Multi-Mode and Multi-corner designs.
  • Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7/5/3/2nm technologies.
Preferred Qualifications
  • Analyzes current generation quality and efficiency gaps to identify proper incremental or evolutionary changes to the existing physical design related Tools, Flow and Methodology.
  • Good understanding of different CTS strategies and providing the feedback to Implementation Team.
  • As member of physical design team, drive methodologies and “best known methods” to streamline and automate physical design work.
  • Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Primetime based ECO flows.
  • Evaluate multiple timing methodologies/tools on different designs and technology nodes.
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco,

and our power starts with you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Engineer | Physical Design, CAD Methodology | STA Setup, Convergence Methodology | Exp 4+ years
ASIC Engineer | Physical Design, CAD Methodology | STA Setup, Convergence Methodology | Exp 4+ years

Cisco • Bengaluru

On-site
INR 3,500,000 - 5,500,000
ASIC Engineer | Physical Design, CAD Methodology | STA Setup, Convergence Methodology | Exp 4+ years
ASIC Engineer | Physical Design, CAD Methodology | STA Setup, Convergence Methodology | Exp 4+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 1,800,000 - 3,200,000
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore
ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

Cisco Systems, Inc • Bengaluru

On-site
INR 4,000,000 - 6,000,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco Systems, Inc • Hyderabad

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco Systems, Inc • Chennai District

On-site
INR 4,000,000 - 7,000,000
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore
ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore

Cisco Systems, Inc • Hyderabad, Bengaluru

On-site
INR 2,500,000 - 5,000,000
ASIC Design Engineer | Exp 8+ Years
ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Title: ASIC Design Engineer | Exp 8+ Years
Title: ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,500,000 - 2,500,000
ASIC DFT Technical Leader || MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation || Expereince - 11+ years
ASIC DFT Technical Leader || MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation || Expereince - 11+ years

Cisco Systems, Inc • Bengaluru

On-site
INR 3,500,000 - 5,500,000
ASIC DFT Technical Leader || MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation || Expereince - 11+ years
ASIC DFT Technical Leader || MBIST, SCAN , ATPG, Testmax, Tessent, Post Silicon Validation || Expereince - 11+ years

Cisco Systems, Inc • Hyderabad

On-site
INR 4,000,000 - 7,000,000