ASIC Digital Verification Engineer

Synopsys

Dublin

On-site

EUR 90,000 - 140,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys, Inc. is seeking an ASIC verification engineer who cares about how verification is done as much as what is verified.

You will bring hands-on UVM, automate repetitive steps, and work within AI-assisted flows to review and maintain testbench code and regression infrastructure. You’ll design and deploy reusable verification components for PCIe and CXL IP used in data centers and AI workloads, develop UVM architectures, and collaborate with infrastructure to ensure efficient access to

Qualifications

  • Bachelor's or Master's degree in Computer/Electrical/Communications Eng.
  • 5+ years in ASIC verification or UVM; 3+ with a Master.
  • Strong SystemVerilog and UVM, including testbench architecture.
  • Experience using AI coding agents (Cursor, Claude, Copilot).

Responsibilities

  • Design, deploy, maintain reusable verification components for PCIe and CXL IP.
  • Develop UVM testbench architecture, agents and sequences.
  • Extend AI-assisted flows for verification and automation using AI agents.
  • Integrate Synopsys tools into the product workflow.

Skills

UVM
SystemVerilog
AI flows
Python
Shell scripting

Education

Bachelors/Masters in EE/CE

Tools

Cursor
Claude Code
GitHub Copilot

Job description

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You are an ASIC verification engineer who cares as much about how verification gets done as about what gets verified. You have solid hands-on UVM experience, and when you see a repetitive or fragile step in the flow, your first instinct is to automate it. AI coding agents are already part of how you work every day: you use them to write, review, and maintain code, and you know where they help and where they need a careful human eye.

At Synopsys, you will join the R&D team developing the PCI Express (PCIe) and Compute Express Link (CXL) controller IP used in data centers, artificial intelligence, automotive, and many other applications. The verification components and flows you build will be used by the whole team, every day.

  • Verification engineer at heart, automation engineer by instinct: you bridge UVM testbenches and the scripts and infrastructure around them.
  • AI-native: you work comfortably within AI-assisted flows and use coding agents such as Cursor, Claude Code, or GitHub Copilot as everyday tools.
  • Owner: you take a component or a flow from requirements to deployment and support, with general direction rather than step-by-step instructions.
  • Multiplier: the tools and components you build make the engineers around you faster.
What You’ll Be Doing
  • Design, deploy, maintain, and support reusable and configurable verification components for PCIe and CXL controller IP.
  • Develop UVM testbench architecture, agents, and test sequences within your area of the verification environment.
  • Build and extend AI-assisted flows for verification and automation, using coding agents such as Cursor, Claude Code, or GitHub Copilot to create, review, and maintain testbench code, scripts, and regression infrastructure.
  • Integrate state-of-the-art Synopsys tools into the product workflow.
  • Work with the infrastructure team to ensure fair and efficient access to shared compute and tool resources.
  • Contribute to internal forums on verification methodology, automation, and AI-assisted development best practices.
  • Coach more junior engineers on UVM, automation, and effective use of AI coding agents.
The Impact You Will Have
  • Shorten verification turnaround for PCIe and CXL IP by automating repetitive and error-prone work across the flow.
  • Make AI-assisted development a practical, everyday part of how the team verifies IP.
  • Deliver reusable verification components that other engineers in the team build on.
  • Own entire flows or processes within your area, with direct impact on the team’s delivery results.
  • Improve how efficiently the team uses shared compute and tool resources.
  • Help spread good practices across the team through methodology forums and day-to-day coaching.
What You’ll Need
  • Bachelor’s or master’s degree in Computer Engineering, Electrical Engineering, or Communication Engineering.
  • 5+ years of ASIC design verification, UVM-based functional verification, or related experience (3+ years with a master’s degree).
  • Solid SystemVerilog and UVM skills, including testbench architecture, agents, and test sequences.
  • Hands-on experience working within AI-assisted development flows, using coding agents such as Cursor, Claude Code, or GitHub Copilot.
  • Proficiency in scripting languages (Python, Tcl, Perl, Unix shell).
  • Strong analytical skills and the ability to work in a dynamic, fast-paced team environment.

The following will set you apart:

  • Software design best practices.
  • Experience with reusable and configurable designs.
  • Experience with revision control systems and development best practices.
  • Knowledge of the PCI Express and/or CXL protocols.
How You Work
  • You work independently day to day and need only general direction on new assignments.
  • You pick the right tool for the problem, whether that is a script, a UVM component, or an AI agent, and you can explain why you chose it.
  • You explain concepts and practices clearly to your peers, and you work across team boundaries to get things done.
  • You are a team player with a positive, “can do” attitude who drives results and innovation.
  • You communicate well, both in writing and in person.
The Team You’ll Be Part Of

Your recruiter will share more about the team structure and mission during the interview process.

Rewards and Benefits
  • We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Logic Design Verification Principal Engineer
ASIC Logic Design Verification Principal Engineer

Synopsys Inc • Dublin

On-site
EUR 120,000 - 180,000
Logic Design/Verification Sr Staff Engineer
Logic Design/Verification Sr Staff Engineer

Synopsys, Inc. • Ireland

Remote
EUR 120,000 - 180,000
Health benefits
Financial benefits
Logic Design/Verification Sr Staff Engineer
Logic Design/Verification Sr Staff Engineer

Synopsys Inc • Dublin

On-site
EUR 120,000 - 180,000
Health benefits
Total rewards
ASIC Logic Design Verification Principal Engineer
ASIC Logic Design Verification Principal Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 150,000 - 190,000
ASIC Verification, Sr Staff Engineer
ASIC Verification, Sr Staff Engineer

Synopsys Inc • Dublin

On-site
EUR 70,000 - 110,000
ASIC Verification, Principal Engineer
ASIC Verification, Principal Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 110,000 - 170,000
ASIC Verification, Principal Engineer
ASIC Verification, Principal Engineer

Synopsys Inc • Dublin

On-site
EUR 90,000 - 130,000
Digital Design Verification, Principal Engineer
Digital Design Verification, Principal Engineer

Synopsys, Inc. • Dublin

Hybrid
EUR 120,000 - 180,000
Health benefits
Total rewards package
Digital Design Verification, Principal Engineer
Digital Design Verification, Principal Engineer

Synopsys Inc • Dublin

On-site
EUR 120,000 - 180,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys, Inc. • Dublin

On-site
EUR 90,000 - 120,000
Top locations