Get a reply from this recruiter
Your resume and cover letter, tailored to exactly what they’re hiring for.
MRL Consulting Group Ltd. in the United Kingdom seeks a Senior Principal CPU Architect to lead next-generation CPU architecture development. You will drive ISA extensions, co-design with compiler, OS and app teams, and oversee cycle-accurate modelling using C++, Python and simulation frameworks.
The role shapes hardware/software collaboration for high-performance computing and AI workloads. The ideal candidate has 12+ years in CPU architecture, MS/PhD, and deep expertise in OoO, caches, memory
We are recruiting on behalf of our client, a leading global technology and R&D organisation, for a Senior Principal CPU Architect to lead the definition and development of next-generation high-performance CPU architectures.
This is a highly strategic technical role focused on CPU architecture, ISA development and hardware/software co-design for emerging workloads including Generative AI, LLMs, graph analytics and confidential computing.
Lead architecture and pathfinding for next-generation CPU microarchitectures.
Define and evolve ISA extensions and innovative compute capabilities.
Analyse emerging workloads and translate performance requirements into architectural solutions.
Drive hardware/software co-design with compiler, OS and application teams.
Oversee cycle-accurate architectural modelling using C++, Python and simulation frameworks.
Influence technical roadmaps, standards and future CPU architecture strategies.
MS or PhD in Computer Engineering, Computer Science, Electrical Engineering or related field.
12+ years' industry experience in CPU architecture and pathfinding.
Proven expertise in high-performance CPU development, including OoO execution, branch prediction, speculative execution, cache hierarchies and coherency.
Strong understanding of ISA design, memory consistency, exceptions and virtualisation.
Experience with workload profiling and performance tools such as VTune and Perf.
Strong hands-on experience developing cycle-accurate simulators using C/C++ and Python, such as gem5.
Experience delivering multiple high-performance CPU silicon designs is highly desirable.
Knowledge of LLVM/GCC, RISC-V or advanced packaging technologies would be advantageous.
This is an excellent opportunity for a senior CPU architect to shape future‑generation processor technology, with significant technical influence across architecture, software and silicon development.