Senior Digital FPGA Engineer

JR United Kingdom; Telford; Hybrid; GBP 50,000 - 80,000; Full time

Job summary

A leading machine learning company in Cambridge is looking for a Senior Digital FPGA Engineer to join their innovative team. In this role, you will develop and optimize FPGAs, working closely with experts in software and machine learning. The position offers a competitive salary, fantastic benefits, and a hybrid work model, ensuring a great work-life balance while driving cutting-edge technology in the financial sector.

Benefits

Hybrid working (3 days on site, 2 at home)

Fantastic benefits package

Qualifications

• Experience in FPGA design, development and testing.
• Proficient in SystemVerilog, VHDL, and/or Verilog.
• Knowledge of machine learning beneficial but not essential.

Responsibilities

• Develop FPGAs using SystemVerilog for low-latency applications.
• Collaborate with software and machine learning teams.

Skills

FPGA Design

SystemVerilog

C / C++

Python

VHDL

Verilog

Low latency understanding

Tools

Quartus

Vivado

Job description

Social network you want to login/join with:

Senior Digital FPGA Engineer - IP / Machine Learning in job available in Cambridge, Cambridgeshire

• Cambridge based business in the technology hub of the UK
• Rare opportunity to be part of a leading Machine Learning / AI technology business
• Fantastic benefits package and salaries on offer, including hybrid working (3 days on site, 2 at home)

A leading machine learning business involved in developing incredible financial industry technology are seeking skilled Senior Digital Design and FPGA Engineers to join their HQ in Cambridge. This company offers fantastic benefits, an enjoyable work culture and a real challenge, with exciting investment into new innovation.

As a Senior Digital FPGA Engineer you will develop FPGA's using SystemVerilog. You'll work closely with software and machine learning experts to help build low-latency / high-throughput applications.

What skills and experience is required:

• FPGA Design, development and testing experience
• Previous experience in using SystemVerilog, VHDL and/or Verilog
• Software skills using C / C++ or Python
• Exposure to Quartus and/or Vivado
• Any exposure or understanding of low latency, machine learning, or neutral network architectures would be beneficial but not essential.

If this hybrid Senior Digital FPGA Engineer job in Cambridge sounds of interest, please apply with your CV.