Senior Design Verification Engineer

JR United Kingdom; Kingston upon Hull; On-site; GBP 50,000 - 80,000; Full time

Job summary

A rapidly expanding company at the forefront of the RISC-V revolution is seeking a Senior Design Verification Engineer. Responsibilities include developing verification infrastructure and defining strategies to ensure product quality. Candidates should have strong proficiency in SystemVerilog and UVM, with experience in RISC-V architectures being a plus.

Qualifications

• Strong proficiency in SystemVerilog and UVM is essential.
• Experience with RISC-V architectures preferred.
• Ability to collaborate effectively with design teams.

Responsibilities

• Develop and maintain verification infrastructure in collaboration with design teams.
• Define verification strategies to ensure product quality.
• Troubleshoot and resolve issues while maintaining tracking dashboards.

Skills

SystemVerilog

UVM

Mixed hardware/software verification

Job description

Social network you want to login/join with:

Senior Design Verification Engineer, kingston upon hull, east yorkshire

col-narrow-left

Client:

Platform Recruitment

Location:

kingston upon hull, east yorkshire, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

9

Posted:

06.06.2025

Expiry Date:

21.07.2025

col-wide

Job Description:

Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing IC that has high-impact applications across machine learning, aerospace and automotive.

Flat structure with a highly diverse workload and excellent benefits.

Responsibilities:

• Develop and maintain verification infrastructure in collaboration with design teams and external partners.
• Define and implement detailed verification strategies and architectures to ensure product quality and performance.
• Manage functional and code coverage metrics to track and report progress.
• Troubleshoot, debug and resolve issues while maintaining quality tracking dashboards and automated regression tests.

Requirements:

• Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
• A solid understanding of mixed hardware/software verification approaches.
• Experience with RISC-V architectures is preferred.
• Proven ability to work effectively with design teams and external partners to achieve project goals.