Senior Design Verification Engineer

JR United Kingdom; Basildon; On-site; GBP 40,000 - 65,000; Full time

Job summary

A leading company at the forefront of the RISC-V revolution seeks a Verification Engineer. You will be responsible for developing verification infrastructures and managing metrics to ensure high product quality in diverse applications. Apply if you have strong SystemVerilog and UVM skills and enjoy working with cross-functional teams.

Qualifications

• Strong proficiency in SystemVerilog and UVM.
• Experience with RISC-V architectures preferred.
• Ability to collaborate with design teams and external partners.

Responsibilities

• Develop and maintain verification infrastructure.
• Define and implement verification strategies and architectures.
• Manage functional and code coverage metrics.

Skills

SystemVerilog

UVM

Mixed hardware/software verification

Job description

Social network you want to login/join with:

col-narrow-left

Client:

Platform Recruitment

Location:

Basildon, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

9

Posted:

06.06.2025

Expiry Date:

21.07.2025

col-wide

Job Description:

Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing ICs that have high-impact applications across machine learning, aerospace, and automotive industries.

Enjoy a flat organizational structure, diverse workload, and excellent benefits.

Responsibilities:

• Develop and maintain verification infrastructure in collaboration with design teams and external partners.
• Define and implement detailed verification strategies and architectures to ensure product quality and performance.
• Manage functional and code coverage metrics to track and report progress.
• Troubleshoot, debug, and resolve issues while maintaining quality tracking dashboards and automated regression tests.

Requirements:

• Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
• A solid understanding of mixed hardware/software verification approaches.
• Experience with RISC-V architectures is preferred.
• Proven ability to work effectively with design teams and external partners to achieve project goals.