IC PDK Development Engineer

Quantum

City of Westminster

On-site

GBP 90,000 - 140,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Competitive salary & share options
Contributory pension
Private Medical Insurance
Life Assurance
Cycle-to-work
Flexible working
Central London Islington

Job summary

Quantum Motion is seeking an experienced IC PDK engineer to architect, implement, and maintain custom PDKs and SVRF rule decks for cryogenic CMOS and spin-qubit silicon technologies. You will integrate Cadence Virtuoso with tier-1 PDKs, develop PCells, and collaborate with IC designers and layout engineers to enable reliable physical verification.

The role requires hands-on expertise in Cadence SKILL, Calibre SVRF, LVS/DRC, and complex layout environments at deep-submicron nodes, plus strong

Qualifications

  • Industry degree in Electronic Engineering, IC Layout, Computer Science, or related physical science/engineering.
  • Hands-on IC PDK development and PDK enablement flow management.
  • Proficiency with Cadence SKILL/ Virtuoso and Calibre SVRF for DRC/LVS.

Responsibilities

  • Develop custom PDK elements from scratch: Schematic symbols, Layout SKILL PCells, and DRC/LVS decks.
  • Create, qualify, and maintain Calibre SVRF rule decks for non-standard layouts and cryogenic CMOS constraints.
  • Integrate tier-1 PDKs into Cadence Virtuoso with customized libraries & layer maps.
  • Collaborate with IC designers and layout engineers to establish best practices for physical verification and layout automation.
  • Document work for peer review and evaluate layout/enablement work of team members.

Skills

Cadence SKILL
Virtuoso PDK
Calibre SVRF
LVS/DRC debugging
Cryogenic CMOS

Education

Electronic Engineering (degree)

Tools

Cadence Virtuoso
Cadence SKILL
Siemens Calibre
Verilog-A/BSIM

Job description

The primary function of this position will be to architect, build, and maintain our custom process design kits (PDKs) and physical verification enablements. In this role, you will sit within the IC Design team, serving as the critical bridge between foundry technologies, custom cryogenic silicon devices, and our circuit design group. You will create custom PDK components from scratch and enable novel silicon spin-qubit and cryo-CMOS circuit design methodologies. No prior background in quantum physics is required.

  • Development of custom PDK elements from scratch, including Schematic symbols, Layout SKILL PCells, and custom DRC and LVS decks.
  • Development, qualification, and maintenance of custom Calibre SVRF rule decks tailored for non-standard layout constraints and cryogenic CMOS layout considerations.
  • Integrate tier-1 foundry PDKs into Cadence Virtuoso, creating customized library extensions, layer maps, and device callbacks.
  • Work closely with IC designers and layout engineers to establish best practices for physical verification and layout automation.
  • Document own work for peer review and evaluate the layout and enablement work of other team members.
  • Industry degree qualification in Electronic Engineering, IC Layout, Computer Science, or a related physical science/engineering field.
  • 5+ years of hands-on industry experience in IC PDK Development and PDK enablement flow management.
  • Demonstrated proficiency in Cadence SKILL PCell coding and Virtuoso PDK customization.
  • Demonstrated proficiency in Siemens Calibre Physical Verification tools and SVRF Rule writing (specifically for DRC and LVS decks).
  • Proven hands-on experience in complex DRC and LVS error debugging within analog/mixed-signal or custom digital layout environments.
  • Strong analytical and problem-solving skills with a high level of self-management, self-motivation, and willingness to engage actively in peer code and layout reviews.
  • Excellent verbal and written communication skills to collaborate effectively across multidisciplinary physics and IC engineering teams., Demonstrated experience with advanced deep-submicron CMOS nodes (40nm, 28nm, or below), including familiarity with layout-dependent effects (LOD, WPE, OSE, etc.).
  • Expert knowledge of the Cadence Virtuoso Design Environment and Cadence SKILL / SKILL++ programming.
  • Expert knowledge of the Siemens Calibre Physical Verification Environment.
  • Familiarity with MOSFET device modeling integration (e.g., BSIM, Verilog-A) or cryogenic device enablement.
  • General awareness or curiosity regarding semiconductor quantum dots or silicon spin qubit fundamentals.

Quantum Motion is a fast-growing quantum computing start-up based in London. We are developing quantum processors based on industrial-grade silicon chips, with the potential to radically transform computing power in areas such as materials modelling, medicine, artificial intelligence, and cybersecurity. We operate out of state-of-the-art cryogenic facilities in Islington and bring together an outstanding interdisciplinary team spanning quantum physics to IC design.

Our Team Since 2021 our team has been listed every year in the "Top 100 Startups worth watching" in the EE Times, and our technology breakthroughs have been featured in The Telegraph, BBC, and the New Statesman. Our founders are internationally renowned researchers from UCL and Oxford University who have pioneered the development of qubits and quantum computing architectures. Our chairman is the co-founder of Cadence and Synopsys, the two leading companies in the area of Electronic Design Automation. We are backed by a world-class group of investors including Bosch Ventures, Porsche SE, Sony Innovation Fund, Oxford Science Enterprises, INKEF Capital, and Octopus Ventures. We bring together the brightest quantum engineers, integrated circuit (IC) engineers, quantum computing theoreticians, and software engineers to create a unique, world-leading team, working closely together to maximize our combined expertise. Our collaborative and interdisciplinary culture is an ideal fit for anyone who thrives in a cutting-edge research and development environment focused on tackling big challenges and contributing to the development of scalable quantum computers based on silicon technology. Our team of 100+ is based across London, Sydney, San Sebastian & Maryland (US) with our main hub in our Islington lab.

  • Be part of a creative, world-leading team
  • Competitive salary and share options scheme
  • Contributory pension scheme
  • Private Medical Insurance
  • Life Assurance
  • Cycle-to-work Scheme
  • Flexible working
  • Central London location (Islington)
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior IC PDK Development Engineer
Senior IC PDK Development Engineer

Personio • Greater London

On-site
GBP 70,000 - 120,000
Share options
Contributory pension
Private Medical Insurance
+4
Senior IC PDK Development Engineer
Senior IC PDK Development Engineer

Quantum Motion • Greater London

Hybrid
GBP 90,000 - 130,000
Share options
Pension scheme
Private medical insurance
+4
Senior IC PDK Development Engineer
Senior IC PDK Development Engineer

United States Digital Space LLC • Greater London

On-site
GBP 90,000 - 130,000
Competitive salary
Share options scheme
Contributory pension
+5
Principal EDA Engineer
Principal EDA Engineer

Quantum Motion • Greater London

On-site
GBP 120,000 - 180,000
Creative team environment
Salary plus equity opportunities
Contributory pension
+4
Senior Digital IC Design Engineer
Senior Digital IC Design Engineer

Personio • Greater London

On-site
GBP 110,000 - 160,000
Competitive salary and share options
Contributory pension scheme
Group private medical insurance scheme
+5
Principal/Staff RF IC Design Engineer
Principal/Staff RF IC Design Engineer

Personio • Greater London

On-site
GBP 120,000 - 180,000
Competitive salary
Share options scheme
Contributory pension
+5
Principal/Staff RF IC Design Engineer
Principal/Staff RF IC Design Engineer

Quantum Motion • Greater London

Hybrid
GBP 110,000 - 170,000
Share options
Pension scheme
Private medical insurance
+4
Principal EDA Engineer
Principal EDA Engineer

Personio • Greater London

On-site
GBP 120,000 - 180,000
Competitive salary
Share options scheme
Pension scheme
+1
Senior IC PDK Engineer for Quantum Silicon
Senior IC PDK Engineer for Quantum Silicon

Quantum Motion • Greater London

Hybrid
GBP 90,000 - 130,000
Share options
Pension scheme
Private medical insurance
+4
Senior Electrical Characterisation Engineer
Senior Electrical Characterisation Engineer

United States Digital Space LLC • Greater London

On-site
GBP 85,000 - 120,000
Competitive salary
Share options
Pension scheme
+4