Field-Programmable Gate Arrays Engineer

JR United Kingdom; Slough; On-site; GBP 40,000 - 65,000; Full time

Job summary

A leading engineering firm in Slough is seeking a Field-Programmable Gate Arrays Engineer to join their expert team. The role involves designing high-speed hardware for trading systems, collaborating with experienced professionals, and applying innovative solutions to complex problems. Ideal candidates will possess strong technical skills in FPGA/ASIC design, programming, and a Bachelor's degree in a relevant field. This position offers a unique opportunity to impact cutting-edge trading technology.

Qualifications

• Bachelor's degree in a related technical field required.
• Experience in FPGA/ASIC design, coding, testing, and verification.
• Proficiency in VHDL, Verilog, SystemVerilog, and C or C++.

Responsibilities

• Enhance network infrastructure and trading system components.
• Research low-latency techniques and platforms for integration.
• Collaborate with traders and software developers on solutions.

Skills

VHDL

Verilog

C++

Problem Solving

Collaboration

Education

Bachelor's degree in Computer Engineering

Bachelor's degree in Electrical Engineering

Bachelor's degree in Computer Science

Job description

Social network you want to login/join with:

Field-Programmable Gate Arrays Engineer, slough

col-narrow-left

Client:

Location:

slough, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

4

Posted:

31.05.2025

Expiry Date:

15.07.2025

col-wide

Job Description:

FPGA/ASIC Design:

My client is a renowned HPC research-led hardware team that values true engineering expertise and places great emphasis on problem-solving, critical thought, and versatility. The FPGA team collaborates closely with traders and software engineers to identify key challenges and develop effective solutions to issues that occur in sub microsecond trading. At their core, my client embraces a disciplined and scientific approach, crafting solutions that cater to the dynamic needs of trading operations. They take pride in their ability to tackle significant business problems and deliver high-quality outcomes.

Responsibilities:

• Enhance network infrastructure and trading system components through the design of high-speed hardware for crucial executions.
• Conduct research on emerging low-latency techniques and platforms, identifying opportunities for integration into our trading system.
• Collaborate within a multidisciplinary team consisting of traders, software developers, and infrastructure engineers.
• Utilize server hardware by leveraging the best available hardware or developing in-house solutions for seamless FPGA integration.

Requirements:

• Possess a Bachelor's degree in Computer Engineering (CE), Electrical Engineering (EE), Computer Science (CS), or a related technical field.
• Prior experience in designing, coding, testing, and verifying FPGAs and/or ASICs.
• Proficiency in VHDL, Verilog, SystemVerilog, as well as C or C++ programming languages.
• Familiarity with RTL synthesis and the ability to write timing, area, and other pertinent constraints.
• Experience working with digital simulators and self-checking test benches.
• Bonus points for experience in post-silicon bring-up and debugging.

Join the team of passionate engineers and make a significant impact on our cutting-edge trading systems. If you are motivated to solve challenging problems and deliver top-quality solutions, apply now with your resume and let's discuss how your skills can contribute to our success.

linkedin.com/company/algocapitalgroup - Please follow Algo Capital for the latest job updates.