AMS DV Engineer: Self-Checking UVM for Mixed-Signal

Apple Inc.

Greater London

Hybrid

GBP 90,000 - 120,000

Full time

21 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Apple Inc. in London seeks an Experienced AMS Design Verification Engineer to enable bug-free first silicon for mixed-signal designs in the London team.

You will create self-checking UVM environments, write tests and assertions, and collaborate with Analog and Digital Design engineers to deliver robust tape-outs. The role emphasizes SystemVerilog-based verification, power and performance analysis, and research into advanced verification techniques to push the boundaries of mixed-signal

Qualifications

  • Knowledge of System Verilog test-bench language and UVM.
  • Hands-on experience with constrained random verification environments.
  • Basic design background in support of verification results analysis.
  • Knowledge of Object Oriented Programming (OOP).
  • Proficiency in English language is required.

Responsibilities

  • Define and design self-checking verification environments for multi-layer systems.
  • Develop verification strategy and execute tasks to ensure bug-free tape-outs.
  • Perform gate-level verification (power and timing) and lab bring-up support.
  • Deliver tests for design and test engineering teams.
  • Drive research and innovations to improve verification techniques for mixed-signal systems.

Skills

SystemVerilog/UVM
Constrained random verification
Design verification background
Object Oriented Programming
English proficiency

Education

Master's or PhD in Electrical/Computer Engineering

Job description

Apple Inc. in London seeks an Experienced AMS Design Verification Engineer to enable bug-free first silicon for mixed-signal designs in the London team.

You will create self-checking UVM environments, write tests and assertions, and collaborate with Analog and Digital Design engineers to deliver robust tape-outs. The role emphasizes SystemVerilog-based verification, power and performance analysis, and research into advanced verification techniques to push the boundaries of mixed-signal

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Experienced AMS Design Verification Engineer
Experienced AMS Design Verification Engineer

Apple • Greater London

On-site
GBP 60,000 - 80,000
Experienced AMS Design Verification Engineer
Experienced AMS Design Verification Engineer

Apple Inc. • Greater London

On-site
GBP 60,000 - 80,000
Senior AMS DV Engineer - SystemVerilog/UVM
Senior AMS DV Engineer - SystemVerilog/UVM

Apple • Greater London

On-site
GBP 60,000 - 80,000
Senior AMS DV Engineer — Next-Gen Mixed-Signal Silicon
Senior AMS DV Engineer — Next-Gen Mixed-Signal Silicon

Apple Inc. • Greater London

On-site
GBP 60,000 - 80,000
Experienced AMS Design Verification Engineer (m/f/d)
Experienced AMS Design Verification Engineer (m/f/d)

Apple Inc. • Greater London

Hybrid
GBP 90,000 - 120,000
Staff Design Verification Engineer — Pre-Silicon AMS/DMS, Global Impact
Staff Design Verification Engineer — Pre-Silicon AMS/DMS, Global Impact

Analog Devices • City of Edinburgh

On-site
GBP 75,000 - 110,000
PMU Design Verification Intern
PMU Design Verification Intern

Apple Inc. • Swindon

On-site
GBP 12,000 - 18,000
PMU Design Verification Intern - Powering Next-Gen SoCs
PMU Design Verification Intern - Powering Next-Gen SoCs

Apple • Swindon

On-site
GBP 12,000 - 18,000
Senior Digital RTL Design Engineer (Verilog, DV)
Senior Digital RTL Design Engineer (Verilog, DV)

Apple • Greater London

On-site
GBP 50,000 - 70,000
Remote AMS Verification Engineer – Mixed-Signal ICs
Remote AMS Verification Engineer – Mixed-Signal ICs

IC Resources • United Kingdom

Remote
GBP 55,000 - 75,000