Senior/Principal Design Verification Engineer

Codasip

Nice

Sur place

EUR 70 000 - 110 000

Plein temps

14 jours+

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Résumé du poste

Codasip seeks Verification Engineers to validate complex CPUs, including advanced out-of-order processors. You will own portions of the design, apply multiple verification methodologies, and help set high standards for a new platform.

You’ll join an international, cross-disciplinary team across Europe, contributing to design-center initiatives in France, with opportunities to shape cutting-edge secure computing and architecture-first verification practices.

Qualifications

  • Commercial experience with functional processor verification methodologies as applied to CPUs or ASIC verification.
  • Knowledge of verifying CPU architectures or other IP.
  • Fluency and ability to write clear and concise code in SystemVerilog, Python, C++, Rust, or Go.
  • Past verification ownership of a design block.
  • Proficiency with Linux to automate tasks.
  • Knowledge of versioning tools (Git, SVN).
  • Knowledge of RISC-V Architecture.
  • Strong understanding of computer systems and architecture.
  • Analytical thinking and teamwork oriented.
  • Ability to work across teams to debug issues and root causes.

Responsabilités

  • Verify RISC-V processors and extensions.
  • Develop verification solutions (test benches, stimulus generation, formal environments).
  • Collaborate with engineers to deliver verification across a component or subsystem.
  • Define verification strategies for blocks and sub-systems.
  • Review technical specifications from a verification perspective.
  • Run simulations, hunt bugs, and perform root-cause analysis.
  • Define, estimate, prioritize, and track your own work.
  • Track and report verification metrics.
  • Craft automated verification flows.

Connaissances

Verification methodologies
CPU architectures knowledge
SystemVerilog/Python/C/C++/Rust/Go
Verification ownership
Linux automation
Git/SVN
RISC-V knowledge
Computer systems & architecture
Analytical thinking
Cross-team collaboration

Description du poste

**Please note this role is only open to candidates with working rights in France**

Location: Preferably based at our design center in Villeneuve-Loubet.

Welcome to Codasip

At Codasip, we’re redefining the future of computing. Following a bold strategic pivot toward cyber-resilient semiconductor architectures, we are building next-generation processors and systems where security is embedded at the very core by design, not as an afterthought. As we expand our portfolio of secure, CHERI-enabled technologies and focus on delivering architecture-first security solutions, there has never been a more exciting time to join. We are embarking on clean-sheet designs and expanding the teams of engineers who can establish high-quality working practices as they explore new ground. Be part of a global team shaping the next era of secure computing where innovation, ownership, and impact go hand in hand.

The impact you’ll make
  • Verify RISC-V processors and extensions
  • Develop verification solutions (e.g., test benches and test bench components, stimulus generation, formal environments)
  • Collaborate with other engineers in a team responsible for the delivery of all verification activities related to a component or subsystem from start to finish
  • Define verification strategies for blocks and sub-systems, identifying and utilising the right tools
  • Review technical specifications, providing feedback from a verification perspective
  • Run simulations, hunt bugs and complete root cause analysis of complex issues
  • Define, estimate, prioritise and track your own work
  • Track and report verification metrics
  • Craft automated verification flows
What You Bring to The Table
  • Commercial experience with functional processor verification methodologies as applied to CPU or other ASIC verification (simulators, test generation, coverage collection, gate-level simulation, etc.)
  • Knowledge of verifying CPU architectures or other IP
  • Fluency and the ability to write clear and concise code in languages like SystemVerilog, Python, C++, Rust, or Go
  • Past verification ownership of a design block
  • User knowledge of Linux to enable automation of common tasks
  • Knowledge of versioning tools (Git, SVN)
  • Knowledge of RISC-V Architecture
  • Good knowledge of computer systems and architecture
  • Analytical thinking and team collaboration skills
  • Ability to work effectively across teams to debug issues and find root causes
Our Design Center in France

Our “à taille humaine” Design Center in Villeneuve-Loubet, located near Sophia Antipolis, was launched in 2020 and is Codasip's first international design center. The team works closely with our European design centers to develop high-performance, low-power CPU cores entirely from scratch to power some of the most exciting applications- think high-performance supercomputers and next-generation embedded systems. This is a unique chance to work on clean-sheet designs that push technological boundaries and make a real impact.

We’re looking for Verification Engineers to help bring our vision to life.

You’ll be a key part of verifying complex, state-of-the-art CPUs, including advanced out-of-order processors. Taking ownership of portions of the design, you’ll apply a range of verification methodologies and play a vital role in setting high standards for a brand-new platform.

This is an opportunity to collaborate with an international team spanning Europe, working alongside world-class engineers across disciplines to solve challenges and pioneer new ideas. If you’re a bright, driven self-starter who thrives on innovation and wants to build something great, we’d love to hear from you.

Get to Know Us

Codasip announces strategic pivot and divestiture

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Senior/Principal Verification Engineer
Senior/Principal Verification Engineer

Atlas Metrics • Villeneuve-Loubet

Sur place
EUR 70 000 - 90 000
Verification Engineer
Verification Engineer

Codasip • Villeneuve-Loubet

Hybride
EUR 55 000 - 85 000
Senior Verification Engineer, RISC-V CPUs (France)
Senior Verification Engineer, RISC-V CPUs (France)

Codasip • Villeneuve-Loubet

Hybride
EUR 55 000 - 85 000
Senior Design Verification Engineer – RISC-V Cores
Senior Design Verification Engineer – RISC-V Cores

Codasip • Nice

Sur place
EUR 70 000 - 110 000
Senior Verification Engineer - RISC-V & CHERI Architect (France)
Senior Verification Engineer - RISC-V & CHERI Architect (France)

Atlas Metrics • Villeneuve-Loubet

Sur place
EUR 70 000 - 90 000
SoC Verification Team Lead - HPC Compute Chiplets
SoC Verification Team Lead - HPC Compute Chiplets

ordde.io | Ecosystem for Recruiters • Grenoble

Sur place
EUR 70 000 - 100 000
Senior Soc/IP Verification Engineer and Team lead (F/M)
Senior Soc/IP Verification Engineer and Team lead (F/M)

NanoXplore SAS • Sèvres

Sur place
EUR 110 000 - 140 000
Competitive package
Growth opportunities
Employee development
+1
SoC Verification Architect & Team Lead
SoC Verification Architect & Team Lead

ordde.io | Ecosystem for Recruiters • Grenoble

Sur place
EUR 70 000 - 100 000
Senior engineer
Senior engineer

Arm • Valbonne

Hybride
EUR 60 000 - 82 000
Senior engineer
Senior engineer

Arm • Biot

Hybride
EUR 60 000 - 82 000