HPC Co-Design Engineer: Virtual Prototyping & Optics

CEA

Saclay

Sur place

EUR 40 000 - 60 000

Plein temps

14 jours+

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Résumé du poste

CEA in Saclay is looking for a co-design engineer for future computing architectures in high-performance computing (HPC). This role involves developing innovative methodologies for HW/SW co-design in a fixed-term contract setting. Responsibilities include modeling optical systems, creating virtual prototypes, and optimizing architectures. Ideal candidates should possess an engineering or PhD degree, programming skills in C++, Java, Scala, knowledge of digital electronic architecture, and experience with tools like QEMU and Docker. The position promotes inclusivity for disabled applicants.

Qualifications

  • Master’s degree or PhD in computer science, electronics or embedded systems is required.
  • Strong knowledge of digital electronic architecture including processors and NoC is essential.
  • High level programming skills in C++, Java, and Scala are needed.
  • Experience with scripting languages like Bash and Python is mandatory.
  • Knowledge of simulation tools like QEMU is highly desirable.

Responsabilités

  • Develop models for computing systems integrating optical links using VPSim.
  • Create a high-level virtual prototype for KPI estimations.
  • Optimize architectural parameters for power, performance, and sustainability.
  • Collaborate with research partners on expanding CEA VPSIM tool.
  • Contribute software components to open-source ecosystems.
  • Participate in scientific dissemination of research results.

Connaissances

C++
Java
Scala
Python
Digital electronic architecture
IDE tools
Docker
QEMU

Formation

Engineering or master's degree, or PhD in computer science, electronics or embedded systems

Outils

SVN/Git
make/cmake

Description du poste

CEA in Saclay is looking for a co-design engineer for future computing architectures in high-performance computing (HPC). This role involves developing innovative methodologies for HW/SW co-design in a fixed-term contract setting. Responsibilities include modeling optical systems, creating virtual prototypes, and optimizing architectures. Ideal candidates should possess an engineering or PhD degree, programming skills in C++, Java, Scala, knowledge of digital electronic architecture, and experience with tools like QEMU and Docker. The position promotes inclusivity for disabled applicants.
Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Co-design engineer for future computing architectures in HPC - M/F
Co-design engineer for future computing architectures in HPC - M/F

CEA • Saclay

Sur place
EUR 40 000 - 60 000
Senior HPC System Architect – Energy-Efficient CPU Integration
Senior HPC System Architect – Energy-Efficient CPU Integration

SiPearl • Maisons-Laffitte

Hybride
EUR 70 000 - 95 000
Senior Embedded Software Architect — HPC/ZCU Systems
Senior Embedded Software Architect — HPC/ZCU Systems

Hashlist • Lille

Hybride
EUR 50 000 - 70 000
HPC Performance Developer — GPU, AI & Cloud
HPC Performance Developer — GPU, AI & Cloud

Groupe EOLEN • Paris

Sur place
EUR 80 000 - 110 000
Access to Europe's largest supercomputers
Participation in international conferences
Cutting-edge R&D projects
HPC Infrastructure Software Engineer (Europe-wide)
HPC Infrastructure Software Engineer (Europe-wide)

European Tech Recruit • Paris

Sur place
EUR 90 000 - 130 000
Designer d'empilements III-V pour la photonique H/F
Designer d'empilements III-V pour la photonique H/F

CEA • Grenoble

Sur place
EUR 40 000 - 60 000
Senior ASIC Architect HPC & Interconnect R&D | Remote 60%
Senior ASIC Architect HPC & Interconnect R&D | Remote 60%

Eviden • Valbonne

Hybride
EUR 50 000 - 70 000
Télétravail possible jusqu'à 60 % du temps
Plan d'accès aux formations
Mutuelle d'entreprise
Senior ASIC Architect HPC & Interconnect R&D | Remote 60%
Senior ASIC Architect HPC & Interconnect R&D | Remote 60%

Eviden • Les Clayes-sous-Bois

Hybride
EUR 50 000 - 70 000
Télétravail possible à hauteur de 60%
Plan d'accès aux formations
Package compétitif de rémunération
+2
Ingénierie HPC: Développement Profilage de Simulations GPU
Ingénierie HPC: Développement Profilage de Simulations GPU

IFP Energies nouvelles • Rueil-Malmaison

Sur place
EUR 40 000 - 60 000
Cache Coherency Architect — High-Performance NoC IP
Cache Coherency Architect — High-Performance NoC IP

Arteris • Biot

Sur place
EUR 80 000 - 110 000