FY27 Intern- AI-Driven Power Modeling for Evaluating Power Management Mechanisms in NoC Architectures - Guyancourt, 6 months

Qualcomm Incorporated

Guyancourt

On-site

EUR 10,000 - 12,000

Full time

10 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm France S.A.R.L. is seeking a final-year master's student for a 6-month paid internship in Guyancourt to explore power-management in NoC architectures. You will build an AI/ML-based power modeling framework and contribute to early design-space exploration.

The role combines digital design, low-power techniques and machine learning, with Python/Bash scripting and exposure to Verilog/VHDL, UVM and EDA flows. English proficiency required.

Qualifications

  • Final-year master's in Microelectronics or Computer Engineering.
  • Proficient in Python and Bash; familiarity with Verilog/VHDL and UVM is a plus.
  • Experience with ML frameworks and power/EDA flows is a plus.

Responsibilities

  • Elaborate the control-plane NoC with its power-management IPs for experiments.
  • Develop and evaluate AI/ML-based power modeling framework.
  • Perform synthesis and activity data collection (VCD/SAIF) and power estimation.
  • Compare model accuracy against references and assess scalability.
  • Document methodology and enable rapid power-aware exploration of design options.

Skills

Python scripting
ML frameworks
Verilog/VHDL familiarity
UVM familiarity
Power modeling

Education

Master's degree in Microelectronics or Computer Engineering

Tools

Verilog
VHDL
UVM
EDA flows
Power estimation tools

Job description

Company

Qualcomm France S.A.R.L.

Job Area

Interns Group, Interns Group > Interim Intern

General Summary

ABSTRACT

This internship investigates the impact of power management mechanisms on Network-on-Chip (NoC) architectures and develops an AI/ML-based power modeling framework to estimate power consumption during early design stages. The objective is to enable fast and accurate evaluation of design choices while accounting for the effects of power-management components, thereby facilitating power-aware architectural optimization.

CONTEXT

QITC develops and deploys highly configurable custom-built NoC IPs, tools and methodologies so that worldwide SoC teams can assemble SoCs with the desired Power-Performance-Area (PPA) characteristics. Power-management components such as the Clock Domain Manager (CDM) and the Power Control Manager (PCM) directly shape the power profile of the interconnect, yet their impact can today only be quantified late in the flow, through synthesis, gate-level simulation and power analysis. Repeating this flow for every architectural option is prohibitively slow, which limits early power-aware exploration.

MISSION & METHOD
  1. 1. Design & scenario setup - Elaborate the control-plane NoC with its power-management IPs, and define representative traffic scenarios (idle, burst, mixed) across CDM and PCM operating modes, frequencies and technology corners.
  2. 2. Power characterization - Run synthesis and timing simulations to capture switching activity (VCD/SAIF), then extract static (leakage) and dynamic power with Synopsys power estimation tools (e.g. PowerArtist / PrimePower).
  3. 3. Dataset construction - Build a labelled dataset mapping traffic statistics, switching activity, frequency, technology and high-level architectural/system parameters to the measured static and dynamic power - achieving the first objective: quantifying the power cost of power-management mechanisms in a real NoC.
  4. 4. AI power modeling - Train and compare Artificial Neural Networks (ANN/MLP), Random Forest regressors and graph-based models (GNNs exploiting the NoC topology); assess accuracy against gate-level references (MSE, R, relative error), scalability and technology transferability.
  5. 5. Early design-space exploration - Use the trained models to explore design and power-management alternatives in seconds rather than hours, supporting power-aware decisions from architecture definition down to tape-out.
EXPECTED DELIVERABLES
  • An automated characterization flow (simulation - activity extraction - power estimation) for NoC designs with CDM/PCM.
  • A reusable power dataset and a benchmarked library of AI power models, with documented accuracy and speed-up assessment.
  • A prototype exploration tool and guidelines for power-aware NoC architecture choices.
PROFILE & PRACTICAL INFORMATION
  • Final-year master’s degree in Microelectronics, Computer Engineering or a related field; interest in digital design, low power and machine learning.
  • Scripting in Python and bash; notions of Verilog/VHDL, UVM, EDA flows and ML frameworks are a plus. Proficient in English.
  • Duration: 6 months, paid internship. Location: Qualcomm France, Parc Ariane, Guyancourt (QITC Deployment team).

*References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfil the principal duties of the role and possesses the required competencies.

Applicants

Applicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies

Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FY27 Intern- AI-Driven Power Modeling for Evaluating Power Consumption in NoC IP Architectures - 6 months, Guyancourt
FY27 Intern- AI-Driven Power Modeling for Evaluating Power Consumption in NoC IP Architectures - 6 months, Guyancourt

QUALCOMM, Inc. • Guyancourt

On-site
EUR 6,700 - 13,000
FY27 Intern - HW/FW Architecture for Post-Quantum Cryptography - 6 months, Sophia
FY27 Intern - HW/FW Architecture for Post-Quantum Cryptography - 6 months, Sophia

Qualcomm • Provence-Alpes-Côte d'Azur

On-site
EUR 10,000 - 15,000
Software Engineer - Qualcomm - Guyancourt, France
Software Engineer - Qualcomm - Guyancourt, France

QUALCOMM, Inc. • Guyancourt

On-site
EUR 40,000 - 60,000
ASIC / NoC Power and Solutions Senior/Staff Engineer - Qualcomm - Guyancourt, France
ASIC / NoC Power and Solutions Senior/Staff Engineer - Qualcomm - Guyancourt, France

Qualcomm • Guyancourt

On-site
EUR 90,000 - 130,000
ASIC / NoC Power and Solutions Senior/Staff Engineer - Qualcomm - Guyancourt, France Guyancourt, Yvelines, France ASICS Engineering
ASIC / NoC Power and Solutions Senior/Staff Engineer - Qualcomm - Guyancourt, France Guyancourt, Yvelines, France ASICS Engineering

Qualcomm • Guyancourt

On-site
EUR 80,000 - 110,000
FY27 Intern - Wireless R&D, Engineering Internship - 6 month, France
FY27 Intern - Wireless R&D, Engineering Internship - 6 month, France

Qualcomm • Issy-les-Moulineaux, Lannion

On-site
EUR 10,000 - 15,000
FY27 Intern - ML Compiler Research Intern - 6 months, Strasbourg
FY27 Intern - ML Compiler Research Intern - 6 months, Strasbourg

QUALCOMM, Inc. • Strasbourg

On-site
EUR 13,000 - 20,000
FY27 Intern - CHERI-Based Prototype for Root of Trust Security - 6 months, Sophia
FY27 Intern - CHERI-Based Prototype for Root of Trust Security - 6 months, Sophia

Qualcomm • Provence-Alpes-Côte d'Azur

On-site
EUR 10,000 - 17,000
Senior Systems Verification Engineer - Qualcomm - Sophia or Guyancourt, France
Senior Systems Verification Engineer - Qualcomm - Sophia or Guyancourt, France

QUALCOMM, Inc. • Digne-les-Bains

On-site
EUR 65,000 - 95,000
FY27 Intern- Integration of a RISC-V CPU into a Cache-Coherent Emulation Platform - Sophia, 6 months
FY27 Intern- Integration of a RISC-V CPU into a Cache-Coherent Emulation Platform - Sophia, 6 months

Qualcomm Incorporated • France

On-site
EUR 10,000 - 15,000
6-month internship