CENTRALE LYON - PhD Silicon Photonics for Scalable Energy-Efficient AI Hardware Accelerators

CENTRALE LYON

Écully

Sur place

EUR 32 000 - 42 000

Plein temps

Il y a 7 jours
Soyez parmi les premiers à postuler
Générateur de candidature

Une candidature sur mesure pour ce poste — un CV et une lettre de motivation personnalisés qui correspondent à l’offre.

Passez les filtres ATS

Résumé du poste

CENTRALE LYON invites applicants for a PhD position in Silicon Photonics for scalable energy-efficient AI hardware accelerators. The project explores hybrid photonic–electronic computing for GEMM and builds on reconfigurable photonic GEMM concepts using PCM.

The PhD will advance system-level evaluation, benchmarking methodologies, and DTCO/SDTCO integration within the CAMELIA program and LEAF project, in collaboration with academic partners.

Qualifications

  • Background MSc in Electronics Engineering, Photonics, or Computer Engineering.
  • Strong background in computer architecture, integrated circuits, or photonic systems.
  • Knowledge of AI hardware accelerators or silicon photonics is appreciated.

Responsabilités

  • Develop silicon photonics-based architectures for efficient GEMM operations.
  • Extend tile-based photonic GEMM approaches to large-scale matrix ops.
  • Develop system-level evaluation and benchmarking within a DTCO/SDTCO framework.
  • Address PCM constraints and interface latency between photonic and electronic domains.

Connaissances

AI hardware accelerators
Silicon photonics
In-memory computing

Formation

MSc in Electronics Engineering / Photonics / Computer Engineering

Description du poste

CENTRALE LYON - PhD Silicon Photonics for Scalable Energy-Efficient AI Hardware Accelerators
  • On-site

The rapid expansion of artificial intelligence (AI) applications across cloud and edge environments is driving the need for highly efficient hardware capable of supporting increasingly demanding workloads. Among these, matrix multiplication – particularly General Matrix Multiplication (GEMM) – remains the dominant computational kernel in modern AI models, including deep neural networks and transformer architectures. Conventional electronic accelerators, while highly optimized, face growing challenges related to energy consumption, data movement, and scalability.

Silicon photonics has emerged as a promising technology to address these limitations by enabling highbandwidth, low-latency, and potentially energy-efficient computation through optical signal processing. In particular, recent advances in photonic computing leveraging phase-change materials (PCM) offer new opportunities for implementing reconfigurable and non-volatile computational primitives directly in the optical domain.

This PhD is part of the CAMELIA program (ASIC and Numérique agencies) within the targeted project LEAF, and aims to explore a hybrid photonic–electronic computing paradigm for AI acceleration. The central objective is to design and evaluate silicon photonics-based architectures for efficient GEMM operations, building on recent work demonstrating a reconfigurable photonic GEMM architecture based on PCM and stochastic computing.

The proposed research will focus on extending this tile-based photonic GEMM approach toward large-scale matrix operations under realistic conditions. Key challenges include managing PCM-related constraints such as limited precision and quantization effects, mitigating noise and variability, and addressing interface latency between photonic and electronic domains.

A major aspect of the PhD will be the development of system-level evaluation and benchmarking methodologies within a design-technology co-optimization (DTCO/SDTCO) framework. The objective is to provide quantitative and objective metrics for decision-making, including scalability analysis, computational throughput, and energy efficiency for target AI workloads. These evaluations will support both intermediate design exploration and the potential experimental validation of fabricated demonstrators within the broader program.

In addition, the PhD will address electronic circuit design challenges associated with photonic accelerators, including interface circuits for control, programming of PCM elements, optical-to-electrical readout, and signal conversion. These aspects are critical for ensuring the practical integration of photonic computing units within heterogeneous AI hardware systems.

The expected outcome is a set of novel architectures, models, and evaluation tools that will clarify the potential and limitations of silicon photonics for next-generation AI accelerators, and provide guidelines for scalable and energy-efficient implementations.

Job requirements

Background: The candidate should hold or be about to obtain an MSc in Electronics Engineering, Photonics, or Computer Engineering. A strong background in computer architecture, integrated circuits, or photonic systems is expected. Knowledge of AI hardware accelerators, in-memory computing, or silicon photonics will be appreciated.

Environment: The PhD will be carried out at the INL laboratory, within the CAMELIA program, as part of the LEAF project, in collaboration between leading academic and institutional partners in AI hardware and photonics.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

PhD Silicon Photonics for Scalable AI Acceleration
PhD Silicon Photonics for Scalable AI Acceleration

CENTRALE LYON • Écully

Sur place
EUR 32 000 - 42 000
CENTRALE LYON - Post Doctoral Open and Flexible System-Level Evaluation Framework for Emerging AI Computing Architectures
CENTRALE LYON - Post Doctoral Open and Flexible System-Level Evaluation Framework for Emerging AI Computing Architectures

CENTRALE LYON • Écully

Hybride
EUR 38 000 - 54 000
CENTRALE LYON - Post-Doctoral Position Ferroelectric-Based Ternary Computing: From Circuit Design to System-Level Integration Scientific Context
CENTRALE LYON - Post-Doctoral Position Ferroelectric-Based Ternary Computing: From Circuit Design to System-Level Integration Scientific Context

CENTRALE LYON • Écully

Sur place
EUR 42 000 - 48 000
PhD Offer: Hyperspectral Compressive Microscopy for Health Sciences
PhD Offer: Hyperspectral Compressive Microscopy for Health Sciences

Photonics Bretagne - Photonics Innovation Hub • Lannion

Sur place
EUR 27 000 - 32 000
ASIC Design Engineer - Hardware
ASIC Design Engineer - Hardware

Inria • Rennes

Sur place
Remboursement partiel des frais de交通
7 semaines de congés payés
Télétravail possible après 6 mois
+2
Design Engineer and Project Lead
Design Engineer and Project Lead

LIGENTEC • Corbeil-Essonnes

Sur place
EUR 85 000 - 110 000
Process Integration Engineer
Process Integration Engineer

LIGENTEC • Corbeil-Essonnes

Hybride
EUR 60 000 - 90 000
Home office: up to 2 days per week
PIC Design Engineer
PIC Design Engineer

Quandela • Massy

Sur place
EUR 65 000 - 90 000
Savings plan
100% health coverage
Mobility bonus
+2
Senior Principal Computer Architect AI/ML (f/m/d)
Senior Principal Computer Architect AI/ML (f/m/d)

NXP Semiconductors • Grenoble

Sur place
EUR 70 000 - 100 000
PIC Characterization Engineer
PIC Characterization Engineer

Quandela • Massy

Sur place
EUR 55 000 - 85 000
Competitive compensation aligned with
Company savings plan
100% health coverage (Alan)
+3