¡Activa las notificaciones laborales por email!

Senior Memory Design Engineer (DDR)

Jordan martorell s.l.

Barcelona

Presencial

EUR 70.000 - 90.000

Jornada completa

Hoy
Sé de los primeros/as/es en solicitar esta vacante

Genera un currículum adaptado en cuestión de minutos

Consigue la entrevista y gana más. Más información

Descripción de la vacante

A leading semiconductor company is seeking a Senior Memory Design Engineer in Barcelona to drive the design of advanced memory subsystem solutions. The ideal candidate will have 8+ years of experience, strong knowledge of DDR or HBM technologies, and proficiency in RTL design. The position offers competitive compensation and flexible working conditions.

Servicios

Competitive compensation
Flexible working environment
Learning and development opportunities
Relocation/visa support available

Responsabilidades

  • Drive the design and development of advanced memory subsystem solutions.
  • Collaborate with architecture, RTL, and verification teams to deliver high-performance memory systems.

Conocimientos

8+ years industry experience
Strong knowledge of DDR or HBM memory technologies
Proven experience designing or integrating memory controllers
Experience with AXI protocol
RTL design proficiency (Verilog or VHDL)
Experience with timing, constraints, and basic block-level testing

Educación

Master’s or PhD

Herramientas

Scripting (Python, Perl, Bash, TCL)
Version control (Git, SVN)
Descripción del empleo
<>My client, a leading semiconductor company, is seeking a Senior Memory Design Engineer to drive the design and development of advanced memory subsystem solutions. The role sits within a specialist Memory Design team and involves close collaboration with architecture, RTL, and verification teams to deliver high-performance memory systems for next-generation processors.
Key Requirements (Essential)
  • 8+ years industry experience
  • Strong knowledge of DDR or HBM memory technologies
  • Proven experience designing or integrating memory controllers
  • Experience with AXI protocol
  • RTL design proficiency (Verilog or VHDL)
  • Experience with timing, constraints, and basic block‑level testing
Nice to Have
  • Master’s or PhD
  • Scripting (Python, Perl, Bash, TCL)
  • Version control (Git, SVN)
  • Understanding of coherency concepts/protocols
Additional Info
  • Competitive compensation
  • Flexible working environment
  • Learning and development opportunities
  • Relocation/visa support available (role‑based in Barcelona)
Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra un archivo en formato PDF, DOC, DOCX, ODT o PAGES de hasta 5 MB.