Senior FPGA Engineer — Wireless Networking Group (WNG)

Fundación IMDEA Networks

Madrid

Presencial

EUR 75.000 - 110.000

Jornada completa

Hace 8 días

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

A leading role in flagship internal项目
International research environment
State-of-the-art RF and FPGA lab
Competitive compensation package

Descripción de la vacante

IMDEA Networks Institute in Madrid seeks a Senior FPGA Engineer to lead FPGA design for the ISAC prototyping platform. You will drive RTL development, ISAC accelerator blocks, and ML-augmented inference on FPGA fabrics.

The role requires 7+ years in FPGA design, strong VHDL/SystemVerilog, and experience with Xilinx RFSoC and Vivado/Vitis. Collaboration with ARM CPUs and lab teams is essential.

Formación

  • MSc or PhD in Telecommunications, Electrical Engineering, Computer Science or related field.
  • At least 7 years of professional FPGA design experience.
  • Strong RTL design skills in VHDL and SystemVerilog.
  • Solid experience with Xilinx RFSoC and UltraScale+ devices and the Vivado and Vitis toolchain.
  • Experience with high throughput AXI based datapaths, on chip memory hierarchies and timing closure.
  • Solid background in DSP for wireless physical layers (OFDM, channel estimation, channel coding, beamforming).
  • Prior experience with wireless experimentation platforms or software defined radios is a strong plus.
  • Experience with FPGA implementation of neural networks is a plus.
  • Proficiency in written and spoken English.

Responsabilidades

  • Lead the architecture, RTL design and continuous evolution of the FPGA fabric of the platform.
  • Implement ISAC accelerators directly on the FPGA, including high resolution channel estimation and processing.
  • Integrate sparse and spiking neural networks for low latency edge processing.
  • Co-design hardware blocks with software on embedded ARM cores and host servers.
  • Drive platform integration with mm-wave and sub-THz front ends.
  • Mentor junior engineers and PhD students; contribute to open source releases.

Conocimientos

VHDL
SystemVerilog
DSP for wireless
English proficiency

Educación

MSc or PhD in Telecommunications, Electrical Engineering, or Computer Science

Herramientas

Vivado
Vitis
Xilinx RFSoC
UltraScale+ devices

Descripción del empleo

Senior FPGA Engineer — Wireless Networking Group (WNG)
Wireless Networking Group

The Wireless Networking Group at IMDEA Networks Institute, led by Prof. Joerg Widmer, invites applications for a Senior FPGA Engineer position. The successful candidate will lead the FPGA design effort behind the next generation IMDEA ISAC prototyping platform, building on the MIMORPH and HELIX experimentation platforms developed in the group. The work focuses on the on fabric integration of advanced Integrated Sensing and Communication algorithms and on the integration of machine learning mechanisms such as sparse and spiking neural networks for efficient real time processing of RF and channel data.

Responsibilities
  • Lead the architecture, RTL design and continuous evolution of the FPGA fabric of the platform.
  • Implement ISAC accelerators directly on the FPGA, including high resolution channel estimation, range Doppler and micro Doppler processing, and multi node coherent capture.
  • Integrate sparse neural network and spiking neural network inference engines on the FPGA fabric for low latency, low power processing at the edge of the radio.
  • Co-design hardware blocks with software running on embedded ARM cores and host servers.
  • Drive integration of the platform with mm-wave and sub-THz front ends.
  • Mentor junior engineers and PhD students and contribute to open source releases of the platform.
Requirements
  • MSc or PhD in Telecommunications, Electrical Engineering, Computer Science or related field.
  • At least 7 years of professional FPGA design experience.
  • Strong RTL design skills in VHDL and SystemVerilog.
  • Solid experience with Xilinx RFSoC and UltraScale+ devices and the Vivado and Vitis toolchain.
  • Experience with high throughput AXI based datapaths, on chip memory hierarchies and timing closure.
  • Solid background in DSP for wireless physical layers (OFDM, channel estimation, channel coding, beamforming, carrier aggregation).
  • Prior experience with wireless experimentation platforms or software defined radios is a strong plus.
  • Experience with FPGA implementation of neural networks is a plus.
  • Proficiency in written and spoken English.
We offer
  • A leading role in a flagship internal project of the Wireless Networking Group.
  • A vibrant international research environment in Madrid with collaboration opportunities at top European and industrial partners.
  • Access to state of the art RF and FPGA laboratory infrastructure.
  • A competitive compensation package, positioned at the upper end of the Spanish market for senior FPGA profiles, commensurate with experience.

IMDEA Networks Institute aims to increase the proportion of women and therefore qualified female applicants are explicitly encouraged to apply. Until a balanced ratio of men and women has been achieved at the institute, preference will be given to women if applicants have similar qualifications. IMDEA Networks Institute actively promotes diversity and equal opportunities. Applicants are not to be discriminated against in personnel selection procedures on the grounds of gender, ethnicity, religion or ideology, age, sexual orientation (anti-discrimination). People with disabilities who have the relevant qualifications are expressly invited to apply.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Senior FPGA Engineer — ISAC & ML on RFSoC (Madrid)
Senior FPGA Engineer — ISAC & ML on RFSoC (Madrid)

Fundación IMDEA Networks • Madrid

Presencial
EUR 75.000 - 110.000
A leading role in flagship internal项目
International research environment
State-of-the-art RF and FPGA lab
+1
Research Professor / Resilient AI Networking Lab Group Leader
Research Professor / Resilient AI Networking Lab Group Leader

Fundación IMDEA Networks • Madrid

Presencial
EUR 85.000 - 130.000
Relocation package
IPR revenue sharing
Personal research budget
Senior FPGA / Firmware Engineer (M/F)
Senior FPGA / Firmware Engineer (M/F)

fortil • Madrid

Presencial
EUR 60.000 - 90.000
RF Systems Engineer (Hybrid)
RF Systems Engineer (Hybrid)

Indra Group • Torrejón de Ardoz

Híbrido
EUR 55.000 - 75.000
Hybrid work model
Flexible hours
Career development plans
+1
FPGA engineer. Timing. Granada, Spain
FPGA engineer. Timing. Granada, Spain

Safran - Navigation & Timing • Granada

Presencial
EUR 40.000 - 60.000
Health insurance
Flexible work schedule
Professional Career Plan
FPGA engineer (Internship). Granada, Spain
FPGA engineer (Internship). Granada, Spain

Safran - Navigation & Timing • Granada

Presencial
EUR 48.000 - 60.000
Health insurance
Flexible work schedule
International environment in Granada
+2
Backend ASIC/FPGA Engineer at ARQUIMEA
Backend ASIC/FPGA Engineer at ARQUIMEA

ARQUIMEA • Madrid

Presencial
EUR 90.000 - 130.000
On-site position at headquarters
Senior FPGA Engineer
Senior FPGA Engineer

Script & Dot • Barcelona

Presencial
EUR 60.000 - 80.000
Senior Hardware Design Engineer (FPGA)
Senior Hardware Design Engineer (FPGA)

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Health, dental and accident insurance
Flexible working hours
Wellbeing program
FPGA Engineer
FPGA Engineer

FOSSA Systems • Madrid

Presencial
EUR 45.000 - 65.000
Flexible working arrangements
Focus on work-life balance
Opportunity for innovation