¡Activa las notificaciones laborales por email!

Senior DSP & Digital Communications Design Engineer (9 months contract) - Remote EU [25151]

CS GROUP

Tres Cantos

A distancia

EUR 50.000 - 70.000

Jornada completa

Hoy
Sé de los primeros/as/es en solicitar esta vacante

Descripción de la vacante

A technology solutions company in Spain is seeking an experienced engineer to design algorithms for quantum key distribution tailored for satellite communication. Successful candidates will have over 7 years of experience in digital communication architecture and strong knowledge in signal processing. Skills in Model-Based Design using MathWorks tools are essential. Collaboration with multidisciplinary teams is expected, along with a proactive approach to problem-solving and learning new technologies.

Formación

  • More than 7 years of experience in digital communication architectures.
  • Strong background in debugging FPGA and Microprocessor solutions.
  • Knowledge of simulation software and programming languages.

Responsabilidades

  • Design algorithms for quantum key distribution tailored for satellites.
  • Utilize Model-Based Design with MathWorks tools.
  • Implement algorithms in a Hardware-in-the-Loop environment.

Conocimientos

Signal processing
Digital communications
Model-based design
Cryptography/security protocols
C/C++ programming
Python programming
Teamwork

Educación

Telecommunication Engineer (MSc) or equivalent

Herramientas

Simulink
MATLAB
Spectrum Analyzers
Oscilloscopes
Descripción del empleo
Overview

You will be working integrated in a multidisciplinary team together with System, ground and satellite equipment’s, VHDL, SW and HW engineers.

You will perform the following tasks :

Responsibilities
  • Design and develop algorithms for quantum key distribution (QKD) tailored for satellite communication.
  • Utilize Model-Based Design principles, specifically leveraging MathWorks tools such as Simulink and MATLAB for system modeling and simulation.
  • Implement and test the algorithms in a Hardware-in-the-Loop (HIL) environment to validate their performance under realistic conditions.
  • Work closely with VHDL & SW engineers to ensure seamless implementation of the algorithms on FPGA / Microprocessor / SoC platforms for satellite hardware.
  • Document all development processes, methodologies, and results to ensure compliance with project standards and facilitate knowledge transfer within the team.
Qualifications
  • Telecommunication Engineer (MSc), or equivalent, with firm background on Signal processing, digital communications and protocols. Model based design, model based system engineering and cryptography / security protocols are very valued.
  • More than 7 years-experience in designing and development of SDR / digital communication architectures and algorithms applied to communication systems : modulation schemes, error correction coding, characterisation of communication links (channel distortion, EVM, BER, FER).
  • More than 7 years of Experience in designing of Signal Processing Algorithms (DSP), specification and performances evaluation oriented to FPGAs or Microprocessors. A deep understanding of floating-point to fixed-point algorithm translation is a must.
  • More than 7 years of Experience in debugging the FW- FPGA solution or C-Microprocessors solution at laboratory during HW-FW integration.
  • Knowledge of FPGA, microprocessors and System on Chip devices (MPSoC, RFSoC)
  • Use of test instrumentation : Spectrum Analysers, Network Analysers, Signal Analyzers, Logic Analyzers, Data Patterns Generators, Oscilloscopes, BER meters
  • Knowledge ofSimulation software : MATLAB, Simulink, HDL Coder.
  • Knowledge ofSoftware Programming : C / C++, Python.
  • Team work, improvement spirit, pragmatic, results oriented, dynamic, accountable and proactive.
  • Capable of having a solution’s overall vision and to focus on each individual component.
  • Motivated to learn new technologies, and space-business processes and tools
  • Capable to solve engineering problems within risk, cost & schedule constraints and Valued Experience in Agile methodology.
Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra un archivo en formato PDF, DOC, DOCX, ODT o PAGES de hasta 5 MB.