Design Verification Engineer

JR Spain; Valencia; Presencial; EUR 40.000 - 70.000; Jornada completa

Descripción de la vacante

A leading tech company is seeking a Digital Hardware ASIC Verification Engineer to enhance their team. This full-time contract role involves creating scalable testbenches and validating complex SoCs in high-speed communications. The ideal candidate will have over 5 years of ASIC verification experience, as well as expertise in SystemVerilog and UVM methodology. If you're passionate about pushing forward next-gen digital IP, we want to hear from you.

Formación

• 5+ years ASIC verification experience required.
• Deep experience in SystemVerilog and UVM methodology is essential.
• Good knowledge of simulation tools and scripting.

Responsabilidades

• Create verification plans and testbenches using SystemVerilog/UVM.
• Develop assertions, coverage models, and reusable components.
• Work closely with RTL designers and architects to resolve bugs.

Conocimientos

ASIC verification

SystemVerilog

UVM methodology

Python

Perl

Herramientas

VCS

Questa

Descripción del empleo

Social network you want to login/join with:

Digital Hardware ASIC Verification Engineer (Spain / Egypt)
Work Location:
Remote (Spain or Egypt) | Hybrid optional
Employment Type:
Full-time Contractor via TechTeamz
Project Area:
High-speed communications and signal processing chipsWe're hiring a
Verification Engineer
to join a world-class team building next-gen digital IP. You’ll focus on creating reusable, scalable testbenches and validating complex SoCs using UVM methodology.
Responsibilities:Create verification plans and testbenches using SystemVerilog/UVMDevelop assertions, coverage models, and reusable componentsWork closely with RTL designers and architects to resolve bugsParticipate in regressions, reviews, and continuous improvement Requirements:5+ years ASIC verification experienceDeep experience in SystemVerilog and UVM methodologyGood knowledge of simulation tools (e.g., VCS, Questa) and scripting (Python, Perl)Familiarity with formal verification or coverage-driven techniques is a plus
If you are interested send over your CV.