Synthesis Engineer

Ubitium GmbH; Rülzheim; Vor Ort; Vertraulich; Vollzeit

Benefits dieser Stelle

Competitive salary + stock options

30+ days of paid vacation

Relocation support

German social security and universal +

Modern office

Free snacks, coffee and drinks

Zusammenfassung

Ubitium GmbH is seeking a skilled RTL engineer to join our hardware team in Germany. You will work on synthesis, timing analysis, STA, place & route, and sign-off, applying Verilog/SystemVerilog expertise on real-world AI and signal processing projects.

Master's degree and 2+ years hands-on experience are required, with relocation supported. Currently 4 days on-site and 1 day remote per week; we value curiosity, collaboration, and technical excellence.

Qualifikationen

• Masters degree (or equivalent) with hands-on experience in RTL/ASIC/FPGA roles.
• Strong Verilog/SystemVerilog fluency and timing analysis expertise (STA).
• Experience with SDC, synthesis/STA tools, and sign-off processes.

Aufgaben

• Contribute to synthesis, STA, timing closure, place & route and sign-off.
• Collaborate with computer architects and hardware engineers on real implementations.
• Relocation support and adapting to a largely on-site work model.

Kenntnisse

Verilog

SystemVerilog

STA

SDC

Synthesis tools

Place & Route

Ausbildung

Master's degree

Tools

Synthesis tools

STA tools

Jobbeschreibung

At Ubitium, we believe the best engineering happens when people with different perspectives tackle hard problems together. We welcome applicants from all backgrounds and experiences. What matters most is curiosity, skill, and the drive to build technology that improves the world. If that resonates with you, we’d love to hear from you. Our team members come from some of the best universities in the world and left some of the largest tech companies to build something truly remarkable.

Tasks

Focus areas include but are not limited to: synthesis, STA, timing closure, place & route and/or sign-off. Prospective team members require strong Verilog/SystemVerilog; STA expertise; SDC; synthesis/STA tools preferred.

Requirements

Master’s degree (or equivalent) and 2+ years of hands-on experience in a relevant role. Relocation required. Currently 4 days on-site, 1 day remote. Policy may change.

Benefits

• Competitive salary plus stock options
• 30+ days of paid vacation
• Relocation support
• Full German social security and universal healthcare
• A modern office
• Free snacks, coffee, and drinks
• Work with people who actually know their stuff – computer architects, hardware nerds, and engineers who love tough problems.
• A culture where new ideas matter, but so does respect and collaboration.
• Space to grow: pick up new skills, dig into areas that interest you, and shape your own path.
• Get hands-on with real implementations of AI and signal processing – not just slides or buzzwords.
• An inclusive team where different perspectives are valued and everyone contributes.