Intern, Digital IC Design with Flexible Hours

Jobup

Marin-Epagnier

On-site

CHF 20,000 - 27,000

Full time

9 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive pay
Medical benefits
Networking events
Flexible hours

Job summary

onsemi invites applications for an Intern in Digital IC Design in Marin, Switzerland. The role offers hands-on experience building MCU subsystems, RTL modules, and validating digital designs with FPGA verification.

You will work with a team to design low‑power SoCs, with opportunities to contribute to verification and integration in a dynamic environment. Strong collaboration and English communication are required.

Qualifications

  • Pursuing a Master’s in Electrical Engineering or related field.
  • Knowledge in digital IC design and computer architecture required.
  • Good communication skills and a collaborative mindset essential.

Responsibilities

  • Simulate and evaluate state‑of‑the‑art microcontrollers.
  • Develop RTL modules using SystemVerilog/Verilog for digital designs.
  • Collaborate with teams on integration and validation of SoCs.

Skills

Digital IC design
Verilog/SystemVerilog
HDL design
C/C++ on FPGA
Team collaboration

Education

Master's in Electrical Engineering

Tools

FPGA prototyping

Job description

onsemi invites applications for an Intern in Digital IC Design in Marin, Switzerland. The role offers hands-on experience building MCU subsystems, RTL modules, and validating digital designs with FPGA verification.

You will work with a team to design low‑power SoCs, with opportunities to contribute to verification and integration in a dynamic environment. Strong collaboration and English communication are required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Intern: Low-Power Digital IC Design & FPGA Prototyping
Intern: Low-Power Digital IC Design & FPGA Prototyping

Onsemi • La Tène

On-site
CHF 20,000 - 31,000
Intern: Digital IC Design for Low-Power SoCs & FPGA
Intern: Digital IC Design for Low-Power SoCs & FPGA

Onsemi • Switzerland

Remote
CHF 20,000 - 27,000
Intern Digital IC Design
Intern Digital IC Design

Onsemi • La Tène

On-site
CHF 20,000 - 31,000
Intern Digital IC Design
Intern Digital IC Design

Onsemi • Switzerland

On-site
CHF 20,000 - 27,000
Intern Digital IC Design
Intern Digital IC Design

Jobup • Marin-Epagnier

On-site
CHF 20,000 - 27,000
Competitive pay
Medical benefits
Networking events
+1
Intern in Digital RTL design and automation
Intern in Digital RTL design and automation

onsemi • Marin-Epagnier

On-site
CHF 20,000 - 27,000
Senior Digital IC Design Engineer - MCU/DSP & Accel IP Lead
Senior Digital IC Design Engineer - MCU/DSP & Accel IP Lead

onsemi • Marin-Epagnier

On-site
CHF 120,000 - 180,000
25 vacation days
Competitive benefits package
International projects
Senior Digital IC Design Engineer
Senior Digital IC Design Engineer

onsemi • Marin-Epagnier

On-site
CHF 120,000 - 180,000
25 vacation days
Competitive benefits package
International projects
Senior Digital IC Architect - Low-Power SoC & MCU
Senior Digital IC Architect - Low-Power SoC & MCU

Semtech • Neuenburg

On-site
CHF 113,000 - 150,000
Senior Analog IC Design Engineer — Precision IP
Senior Analog IC Design Engineer — Precision IP

onsemi • La Tène

On-site
CHF 120,000 - 180,000
25 vacation days per year
Competitive benefits package
International project exposure