Technology Lead

Infosys

Burnaby

On-site

CAD 90,000 - 137,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Infosys is hiring Memory Team Layout. You will work along our Registers and Memory Arrays and Memory data path layout and design engineers.

Based on the schematic shared you should be able to take it forward and collaborate with circuit team etc to create best layout possible. The job may also entail sitting as well as working at a computer for extended periods; candidates should communicate effectively by telephone, email, and face to face.

Qualifications

  • Bachelor’s degree or foreign equivalent required; equivalent experience considered for each year of education.
  • Minimum 4 years of Information Technology experience.
  • Experience in Compiler/Custom Memory Layout design and memory architectures.
  • Proficiency with Cadence Virtuoso and Calibre physical verification flow.

Responsibilities

  • Collaborate with circuit team to advance memory layout design.
  • Work on memory leafcell layout library design and top-level integration.

Skills

Compiler/Custom Memory Layout
Leafcell layout design
Memory architectures
Optimized layout design
Finfet layout & DRC
Physical verification (DRC/LVS/ERC)
Cadence Virtuoso & Calibre

Education

Bachelor’s degree (or foreign equivalent)

Tools

Cadence Virtuoso
Calibre

Job description

Infosys is hiring Memory Team Layout. You will work along our Registers and Memory Arrays and Memory data path layout and design engineers. Based on the schematic shared you should be able to take it forward and collaborate with circuit team etc to create best layout possible.

Required Qualifications
  • Candidate must be located within commuting distance of Vancouver BC, Canada or be willing to relocate to the area. This position may require travel in Canada.
  • Bachelor’s degree or foreign equivalent required from an accredited institution. Will also consider three years of progressive experience in the specialty in lieu of every year of education.
  • At least 4 years of Information Technology experience.
  • Candidates authorized to work for any employer in the Canada without employer-based visa sponsorship are welcome to apply. Infosys is unable to provide immigration sponsorship for this role at this time.
Required Skills
  • Minimum Qualifications 5+ years of experience in Compiler/Custom Memory Layout design.
  • Memory Leafcell layout library design from scratch including top level integration.
  • Good knowledge on diAerent types of memory architectures.
  • Good knowledge in optimized layout design for better performance.
  • Sound knowledge & hands on experience in Finfet technology, layout design and DRC limitations.
  • 3nm, 5 nm exposure required Proficient in physical verification flow & debug, like DRC, LVS, ERC, Boundary conditions.
  • Proficient in Cadence Virtuoso layout editor and Calibre physical verification flow.

The job may also entail sitting as well as working at a computer for extended periods of time. Candidates should be able to effectively communicate by telephone, email, and face to face.

Estimated annual compensation range for the candidate based in the below location will be: BC- $90450 to $136500

About Us

Infosys is a global leader in next-generation digital services and consulting. We enable clients in more than 50 countries to navigate their digital transformation. With over four decades of experience in managing the systems and workings of global enterprises, we expertly steer our clients through their digital journey. We do it by enabling the enterprise with an AI-powered core that helps prioritize the execution of change. We also empower the business with agile digital at scale to deliver unprecedented levels of performance and customer delight. Our always-on learning agenda drives their continuous improvement through building and transferring digital skills, expertise, and ideas from our innovation ecosystem.

EEO

Infosys provides equal employment opportunities to applicants and employees without regard to race; color; sex; gender identity; sexual orientation; religious practices and observances; national origin; pregnancy, childbirth, or related medical conditions; status as a protected veteran or spouse/family member of a protected veteran; or disability.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technology Lead- Memory Layout
Technology Lead- Memory Layout

Infosys Limited • Burnaby

On-site
CAD 90,000 - 137,000
Technology Lead- Analog Layout
Technology Lead- Analog Layout

Infosys • Burnaby

On-site
CAD 90,000 - 137,000
Analog and RF Layout Engineer
Analog and RF Layout Engineer

Capgemini Engineering • Toronto

Hybrid
CAD 71,000 - 166,000
Paid time off
Health, dental & vision
RRSP / retirement plans
+2
IP Firmware Design Engineer
IP Firmware Design Engineer

Altera • Toronto

On-site
CAD 92,000 - 133,000
Analog and RF Layout Engineer
Analog and RF Layout Engineer

Kibbi Technologies Inc. • Toronto

On-site
CAD 71,000 - 166,000
Custom Layout Design Engineer
Custom Layout Design Engineer

AMD • Markham

On-site
CAD 110,000 - 140,000
Benefits at a glance
Collaborative global team
Quality Engineering Lead
Quality Engineering Lead

Infosys Limited • Burnaby

On-site
CAD 82,000 - 121,000
IP Firmware Design Engineer
IP Firmware Design Engineer

Altera Corporation • Toronto

On-site
CAD 92,000 - 133,000
IP Firmware Design Engineer
IP Firmware Design Engineer

207 Altera Semiconductor Technology Canada ULC • Toronto

On-site
CAD 92,000 - 133,000
Senior Manager, Layout Design
Senior Manager, Layout Design

Kibbi • Ottawa

On-site
CAD 171,000 - 273,000
Medical plans
401(K) matching
ESPP
+5