Staff DSP ASIC Design Engineer

Nokia

Ottawa

On-site

CAD 110,000 - 150,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Nokia Optical Networks division is advancing AI-driven data center era, building world-leading SoCs based on latest ASIC/FPGA tech. The team collaborates across system engineers, HW/SW, and suppliers to deliver competitive telecom solutions and enable rapid bring-up and debugging of complex hardware and software.

With a strong emphasis on fixed-point modelling, DSP/FEC, and robust design flows, this role suits a seasoned engineer who thrives in a fast-paced, collaborative environment and

Qualifications

  • B.Sc. in Elec/Computer Engineering is a must, higher degrees preferred.
  • Minimum of 5+ years ASIC design experience.
  • Solid design (micro-architecture/implementation) and debugging skills.
  • Working knowledge of DSP/FEC and communication theories.
  • Strong problem solving skills.
  • Good verbal/written communication skills and team work.
  • Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset.

Responsibilities

  • Work as independent contributor in development and verification of world leading SoCs based on latest technology ASICs and FPGAs.
  • Work as independent contributor in algorithm development, fixed-point modelling and fixed-point performance verification.
  • Collaborate with experts across areas to ensure competitive solutions.
  • Cooperate with system engineers, HW/SW development, suppliers and other relevant functions to solve technical issues.
  • Support HW/SW bring-up and debug.

Skills

ASIC design
DSP/FEC knowledge
Communication skills
Problem solving
Teamwork
ASIC design flow/tools
MatLab scripting

Education

B.Sc. in Elec/Computer Engineering

Tools

MatLab

Job description

Job Description

In an increasingly connected world, the pandemic has highlighted just how essential telecom networks are to keeping society running. The Network Infrastructure group is at the heart of a revolution to connectivity, pushing the boundaries to deliver more and faster network capacity to people worldwide through our ambition, innovation, and technical expertise. Join the Optical Networks division, where innovation meets scale in the AI-driven data center era. With the recent acquisition of Infinera, we’ve united two industry leaders to create an optical networking powerhouse - combining cutting-edge technology with proven leadership to redefine the future of connectivity.

Job Description

In an increasingly connected world, the pandemic has highlighted just how essential telecom networks are to keeping society running. The Network Infrastructure group is at the heart of a revolution to connectivity, pushing the boundaries to deliver more and faster network capacity to people worldwide through our ambition, innovation, and technical expertise. Join the Optical Networks division, where innovation meets scale in the AI-driven data center era. With the recent acquisition of Infinera, we’ve united two industry leaders to create an optical networking powerhouse - combining cutting-edge technology with proven leadership to redefine the future of connectivity.
NION2026

How You Will Contribute And What You Will Learn
  • Working as independent contributor in development and verification of the world leading SoCs based on latest technology ASICs and FPGAs
  • Working as independent contributor in algorithm development, fixed-point modelling and fixed-point performance verification
  • Working with experts of different areas to ensure the most competitive solutions
  • Cooperating with system engineers, HW/SW development, suppliers and other relevant functions to solve technical issues
  • Supporting HW/SW bring-up and debug
Key Skills And Experience

B.Sc. in Elec/Computer Engineering is a must, higher degrees preferred

  • Minimum of 5+ years ASIC design experience
  • Solid design (micro-architecture/implementation) and debugging skills
  • Working knowledge of DSP/FEC and communication theories
  • Strong problem solving skills
  • Good verbal/written communication skills and team work
  • Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset
Other Assets
  • Working knowledge of MatLab and other scripting languages
  • Knowledge of OTN, CAUI and other telecom protocols
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC RTL Design Engineer
Senior ASIC RTL Design Engineer

European Recruitment BV • Ottawa

On-site
CAD 120,000 - 160,000
Principal Software Development Engineer
Principal Software Development Engineer

Nokia • Ottawa

On-site
CAD 120,000 - 180,000
ASIC Design Engineer – DSP / Analog / SerDes
ASIC Design Engineer – DSP / Analog / SerDes

Celero Communications • Ottawa

On-site
CAD 120,000 - 155,000
ASIC Design Lead
ASIC Design Lead

O-HIVE.AI • Windsor

On-site
CAD 110,000 - 170,000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

BTA Design Services Inc. • Ottawa

On-site
CAD 140,000 - 190,000
Company bonus
Benefits plan
Work-life balance
ASIC Synthesis and STA Engineer - New Grad
ASIC Synthesis and STA Engineer - New Grad

Ciena Corporation • Ottawa

On-site
CAD 71,000 - 113,000
FPGA Senior Designer - Concepteur FPGA Senior
FPGA Senior Designer - Concepteur FPGA Senior

Amaris Consulting • Montreal

On-site
CAD 100,000 - 130,000
Strong training system
Dynamic work environment
International community
ASIC Design Engineer – DSP / Analog / SerDes
ASIC Design Engineer – DSP / Analog / SerDes

Celero Communications, Inc. • Ottawa

On-site
CAD 110,000 - 150,000
ASIC/FPGA Design Verification Engineer
ASIC/FPGA Design Verification Engineer

QUALCOMM, Inc. • Ottawa

On-site
CAD 90,000 - 135,000
Senior ASIC Design Engineer - Client IP
Senior ASIC Design Engineer - Client IP

Ciena Corporation • Ottawa

On-site
CAD 109,000 - 174,000
Medical, dental, and vision plans
401(K)/DCPP with company matching
Employee Stock Purchase Program (ESPP)
+2