ASIC Digital Design, Staff Engineer

Synopsys Inc; Mississauga; On-site; CAD 90,000 - 130,000; Full time

Job summary

An established industry player is seeking a highly motivated ASIC Digital Design Engineer to join their innovative team. In this role, you will develop and verify cutting-edge ASIC designs, utilizing your expertise in Verilog and VCS. You will be at the forefront of creating next-generation SerDes products, driving technological advancements in a collaborative environment. Your strong communication skills will facilitate seamless interactions between design teams and customer support, while your passion for mentoring junior engineers will foster a culture of growth and innovation. This is an exciting opportunity to shape the future of high-performance silicon technology.

Benefits

Comprehensive health benefits

Wellness programs

Financial benefits

Flexible working hours

Qualifications

• 5+ years of digital design and verification experience.
• Strong scripting skills in Shell, Perl, Python, and TCL.
• Proficiency in Verilog and VCS.

Responsibilities

• Developing and verifying ASIC RTL design at chip and block levels.
• Writing block-level test cases and resolving synthesis design constraints.
• Collaborating with application engineers for customer support.

Skills

Verilog

VCS

Shell scripting

Perl

Python

TCL

Digital signal processing

Data recovery circuits

Education

BSEE or MSEE

Tools

DC/PT

Job description

Join to apply for the ASIC Digital Design, Staff Engineer role at Synopsys Inc

1 week ago Be among the first 25 applicants

Join to apply for the ASIC Digital Design, Staff Engineer role at Synopsys Inc

Get AI-powered advice on this job and more exclusive features.

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

As a highly motivated and innovative digital design engineer, you have extensive knowledge of the ASIC development flow. You thrive in a dynamic environment and are eager to work with a seasoned mixed-signal design and verification team. Your passion lies in targeting the next generation NRZ and PAM-based SerDes products. You possess a solid theoretical and practical background in high-speed serializer and data recovery circuits, which sets you apart. You are self-motivated, proactive, and exhibit excellent design quality under tight deadlines. Your strong communication skills enable seamless interaction between different design groups and customer support teams. You are a team player who also possesses the ability to guide junior peers and resolve complex issues with innovative solutions.

What You’ll Be Doing:

• Developing and verifying ASIC RTL design at both chip and block levels.
• Writing block-level test cases, including constrained directed random tests.
• Utilizing Verilog and VCS for digital design and verification tasks.
• Defining and resolving synthesis design constraints and STA issues.
• Creating scripts in Shell, Perl, Python, and TCL to enhance design flows.
• Collaborating with application engineers for customer support and technical issue resolution.
  
  

The Impact You Will Have:

• Delivering high-end mixed-signal designs from specification development to functional and performance testing.
• Contributing to the development of next-generation NRZ and PAM-based SerDes products.
• Enhancing the capabilities of our silicon IP portfolio to meet unique performance, power, and size requirements.
• Accelerating the time-to-market for differentiated products with reduced risk.
• Driving continuous technological innovation within the team and the broader organization.
• Providing mentorship and guidance to junior engineers, fostering a collaborative and innovative work environment.
  
  

What You’ll Need:

• BSEE or MSEE with a minimum of 5 years of digital design and verification experience.
• Proficiency in Verilog and VCS, with a good understanding of back-end synthesis tools like DC/PT.
• Experience with digital design methodologies, ATE production testing, and DFT insertion.
• Strong scripting skills in Shell, Perl, Python, and TCL.
• Good theoretical and practical knowledge of digital signal processing and data recovery circuits.
  
  

Who You Are:

• Self-motivated and proactive with a strong sense of design quality.
• Excellent communication skills for effective interaction with design groups and customer support teams.
• Innovative thinker with the ability to resolve complex issues creatively.
• Adaptable and able to thrive in a dynamic, fast-paced environment.
  
  

The Team You’ll Be A Part Of:

You will join an experienced mixed-signal design and verification team focused on developing high-performance SerDes products. The team values collaboration, innovation, and continuous learning, offering an excellent opportunity to work with top experts in the field. Together, you will tackle dynamic challenges and contribute to the advancement of our silicon IP portfolio.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Design, Consulting, and Engineering

• Industries

  Semiconductor Manufacturing, Software Development, and Computer Hardware Manufacturing

Referrals increase your chances of interviewing at Synopsys Inc by 2x

Sign in to set job alerts for “Application Specific Integrated Circuit Design Engineer” roles.

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.