Activez les alertes d’offres d’emploi par e-mail !

System Demonstrator Architect for Chiplet Connectivity

Karlstad University

Louvain

Sur place

EUR 60 000 - 90 000

Plein temps

Aujourd’hui
Soyez parmi les premiers à postuler

Mulipliez les invitations à des entretiens

Créez un CV sur mesure et personnalisé en fonction du poste pour multiplier vos chances.

Résumé du poste

A leading research center in nanotechnology is seeking a System Demonstrator Architect for Chiplet Connectivity in Leuven. This role involves designing demonstrators for technology pathfinding, focusing on chiplet connectivity, and collaborating with multidisciplinary teams to ensure project success. Candidates should have a Master's degree in Electronics and significant experience in circuit design.

Prestations

Competitive salary and fringe benefits
Opportunities for professional development
Inclusive and multicultural working environment

Qualifications

  • 5+ years of experience in circuit design.
  • Background in analog, mixed-signal, or digital circuit design.
  • Familiarity with circuit design tools and measurement equipment.

Responsabilités

  • Define and specify test chip demonstrators.
  • Plan and manage tape-out processes.
  • Develop measurement and characterization strategies.

Connaissances

Project Management
Circuit Design
Chiplet Connectivity
Measurement Strategies

Formation

Master’s degree in Electronics

Outils

Virtuoso IC
Hspice
Calibre DRC/LVS

Description du poste

System Demonstrator Architect for Chiplet Connectivity

In this position, you will be part of the imec department leading the connectivity pathfinding, focusing on electrical, optical, and RF interconnects for future devices and systems.

What you will do

As Test Chip Architect, you will be responsible for designing relevant demonstrators for technology pathfinding, with a strong focus on chiplet connectivity. This includes defining and strategizing the test chip for technology assessment, specifying relevant test structures, developing measurement and characterization strategies, planning the tape-out process, and overseeing all necessary tape-out qualifications. You will collaborate with the integration, device, testing, and System/Design-Technology Co-Optimization (STCO/DTCO) teams to ensure the success of the test chip project.

Your responsibilities will include:

  1. Defining and specifying test chip demonstrators
  2. Planning and managing tape-out processes
  3. Developing measurement and characterization strategies
  4. Participating in the design of certain demonstrator components and delivering the final GDS files
What we do for you

We offer the opportunity to join one of the world’s leading research centers in nanotechnology at imec in Cambridge, UK, or Leuven, Belgium. With your talent, passion, and expertise, you will be part of a team that makes the impossible possible, shaping future society through technology.

We are committed to being an inclusive employer and pride ourselves on our open, multicultural, and informal working environment, which provides ample opportunities to take initiative and responsibility. We support your development through tangible actions and invest in your growth via imec.academy, our corporate university.

We recognize that your valuable contributions make imec a top player in its field. Your energy and commitment are appreciated and rewarded with a competitive salary and fringe benefits.

  • An exciting position within a rapidly growing, multidisciplinary team
  • Close interaction with circuit designers, device experts, and process engineers
  • High visibility through publications and collaborations with imec’s major partners in foundry, fabless, and EDA sectors
Who you are
  • You hold a Master’s degree in Electronics with at least 5 years of relevant industrial or academic experience in circuit design
  • You have a background in analog, mixed-signal, or digital circuit design and have realized your designs in hardware
  • You possess project management skills, especially in leading tape-outs
  • You have a basic understanding of chiplet connectivity
  • Knowledge of interconnect standards such as UCIe, (LP)DDRx, etc., is a plus
  • You are familiar with circuit design tools, including layout and simulation software (Virtuoso IC, Hspice, Calibre DRC/LVS, etc.)
  • You understand measurement equipment, their limitations, and incorporate this understanding into your test strategies
  • Experience with PCB, demo board design, or FPGA programming is advantageous
  • You have worked in multidisciplinary teams, interacting with hardware designers, EDA vendors, and foundry partners
  • You are critically minded, eager to explore new challenges, and adaptable to evolving R&D demands
  • You are an open, constructive team player
Job details

Title

System Demonstrator Architect for Chiplet Connectivity

Our combination of leadership in microchip technology and expertise in software and ICT makes us unique.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez un fichier PDF, DOC, DOCX, ODT ou PAGES jusqu’à 5 Mo.