Senior Digital Verification Engineer - SoC/CPU Peripherals

EURAXESS Czech Republic

Heverlee

Sur place

EUR 55 000 - 70 000

Plein temps

14 jours+

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Avantages offerts par ce poste

Market-appropriate salary
Fringe benefits
Professional development opportunities

Résumé du poste

EURAXESS Czech Republic is offering a position focused on the design of complex System on Chips (SoCs) in Heverlee, Belgium. Ideal candidates will have substantial experience in digital circuit verification using SystemVerilog/UVM, along with scripting in TCL and Python, enabling them to contribute effectively to a leading research center.

The role emphasizes collaboration within interdisciplinary teams and includes opportunities for development in a multicultural, supportive environment with a market-competitive salary and benefits.

Qualifications

  • 5+ years of relevant experience required.
  • Experience designing CPU and peripheral (sub)-systems.
  • Experience with verification methodologies and coverage.

Responsabilités

  • Contribute to the design of complex SoCs for various applications.
  • Collaborate with digital design team for debugging and quality improvement.
  • Translate customer needs into design solutions.

Connaissances

Digital circuit verification in SystemVerilog/UVM
Scripting languages like TCL and Python
Experience with revisioning systems like git
Understanding of digital ASIC design flow
Communication skills in English

Formation

MSc or PhD in electronics engineering

Outils

Cadence IC design tools

Description du poste

EURAXESS Czech Republic is offering a position focused on the design of complex System on Chips (SoCs) in Heverlee, Belgium. Ideal candidates will have substantial experience in digital circuit verification using SystemVerilog/UVM, along with scripting in TCL and Python, enabling them to contribute effectively to a leading research center.

The role emphasizes collaboration within interdisciplinary teams and includes opportunities for development in a multicultural, supportive environment with a market-competitive salary and benefits.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Senior Digital Verification Engineer - SoC/CPU Peripherals
Senior Digital Verification Engineer - SoC/CPU Peripherals

EURAXESS Ireland • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Support for personal development
Senior Digital Verification Engineer - SoC/CPU Peripherals
Senior Digital Verification Engineer - SoC/CPU Peripherals

Euraxess • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Investment in professional development
Verification Engineer
Verification Engineer

microTECH Global Limited • Belgique

Hybride
EUR 148 000 - 152 000
SoC Verification Engineer — Remote/Onsite (Belgium)
SoC Verification Engineer — Remote/Onsite (Belgium)

microTECH Global Limited • Belgique

Hybride
EUR 148 000 - 152 000
CPU Subsystem RTL & Verification Designer (Contract)
CPU Subsystem RTL & Verification Designer (Contract)

Karlstad University • Heverlee

Sur place
EUR 60 000 - 80 000
Market appropriate salary
Fringe benefits
Opportunities for personal development
Digital Verification Engineer
Digital Verification Engineer

Karlstad University • Heverlee

Sur place
EUR 65 000 - 85 000
Market appropriate salary
Fringe benefits
Opportunities for professional development
Digital Verification Engineer
Digital Verification Engineer

Euraxess • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Investment in professional development
Digital Verification Engineer
Digital Verification Engineer

EURAXESS Czech Republic • Heverlee

Sur place
EUR 55 000 - 70 000
Market-appropriate salary
Fringe benefits
Professional development opportunities
Digital Verification Engineer
Digital Verification Engineer

EURAXESS Ireland • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Support for personal development
Senior Digital Verification Engineer – SystemVerilog/UVM
Senior Digital Verification Engineer – SystemVerilog/UVM

Karlstad University • Heverlee

Sur place
EUR 65 000 - 85 000
Market appropriate salary
Fringe benefits
Opportunities for professional development