Senior Silicon Physical Design Engineer

Axelera AI

Wien

Vor Ort

EUR 80.000 - 110.000

Vollzeit

14 Tage+

Erhalte mehr Antworten von Arbeitgebern

Versende in nur wenigen Minuten einen passgenauen Lebenslauf.

Benefits dieser Stelle

Attractive compensation package
Pension plan
Employee insurances
Company shares option

Zusammenfassung

A cutting-edge AI firm is seeking a Senior Engineer specialized in Silicon Physical Design. With over 10 years of expertise, you will drive the development of advanced multi-core SoCs, ensuring timing closure and collaborating closely with various teams. This role offers a hybrid or remote work setup, along with an attractive compensation package and a commitment to fostering a diverse and inclusive environment.

Qualifikationen

  • 10+ years of experience in Physical Design (RTL to GDS).
  • Hands-on experience with leading EDA tools.
  • Fluent in English (spoken and written).

Aufgaben

  • Perform synthesis, floorplanning, and timing analysis.
  • Ensure timing closure and constraint generation.
  • Collaborate with architecture and RTL teams.

Kenntnisse

Physical Design expertise
Communication skills
Teamwork skills
Scripting skills (Python, Tcl, Perl)

Tools

Primetime
StarRC
Innovus
Design Compiler
Calibre

Jobbeschreibung

Senior Engineer - Silicon Physical Design (Italy based)

Join to apply for the Senior Engineer - Silicon Physical Design (Italy based) role at Axelera AI

About Us Axelera AI is not your regular deep‑tech startup. We are creating the next‑generation AI platform to support anyone who wants to help advancing humanity and improve the world around us. In just four years, we have raised a total of $120 million and have built a world‑class team of 220+ employees (including 49+ PhDs with more than 40,000 citations), both remotely from 17 different countries and with offices in Belgium, France, Switzerland, Italy, the UK, headquartered at the High Tech Campus in Eindhoven, Netherlands. We have also launched our Metis™ AI Platform, which achieves a 3‑5x increase in efficiency and performance, and have visibility into a strong business pipeline exceeding $100 million. Our unwavering commitment to innovation has firmly established us as a global industry pioneer. Are you up for the challenge?

Position Overview

As a Senior Silicon Physical Design Engineer at Axelera AI, you will play a crucial role in developing cutting‑edge multi‑core in‑memory compute SoCs. Leveraging your expertise in ASIC Physical Design from RTL to GDS, you will be responsible for synthesis, floorplanning, place and route, extraction, timing analysis, physical verification, EMIR sign‑off, and formal verification. You will collaborate closely with architecture and RTL teams to ensure successful project execution.

Key Responsibilities
  • Perform synthesis, floorplanning, place and route, extraction, timing analysis, and physical verification.
  • Ensure timing closure, constraint generation, and optimization.
  • Execute clock tree synthesis (CTS) and clock‑building techniques.
  • Integrate IPs including memories, I/Os, embedded processors, DDR, networking fabrics, and analog IPs.
  • Utilize EDA tools such as Primetime, StarRC, Genus, Innovus, Design Compiler, ICC/ICC2, FC, and Calibre.
  • Develop automation scripts in Python, Tcl, or Perl.
  • Debug and solve technical challenges related to physical design.
  • Collaborate with architecture, RTL, and verification teams.
Qualifications
  • 10+ years of experience in Physical Design (RTL to GDS).
  • Strong communication and teamwork skills.
  • Expertise in synthesis, timing analysis, and timing closure.
  • Hands‑on experience with leading EDA tools (Primetime, StarRC, Genus, Innovus, Design Compiler, ICC/ICC2, FC, Redhawk, and Calibre).
  • Proficiency in clocking techniques and CTS.
  • Experience in IP integration across various domains.
  • Strong scripting skills (Python, Tcl, or Perl).
  • Proven problem‑solving and debugging capabilities.
  • Fluent in English (spoken and written). Italian not required.
Highly Preferred
  • Experience in top‑level integration and I/O ring design.
  • Knowledge of chip‑package‑board co‑simulation and packaging.
  • Ability to influence design methodologies and tool flows.
  • Experience working with EDA vendors to resolve tool issues.
  • Understanding of semiconductor device physics and multi‑domain design.
Location

This position is based Italy (in hybrid or remote set up). We also support relocation to Bologna, Florence or Milan for talent based abroad and interested in this role.

What We Offer

This is your chance to shape and be part of a dynamic, fast‑growing, international organization. We offer an attractive compensation package, including a pension plan, extensive employee insurances and the option to get company shares. An open culture that supports creativity and continual innovation is awaiting you. Collaborative ownership and freedom with responsibility is characteristic for the way we act and work as a team.

At Axelera AI, we wholeheartedly embrace equal opportunity and hold diversity in the highest regard. Our steadfast commitment is to cultivate a warm and inclusive environment that empowers and celebrates every member of our team. We welcome applicants from all backgrounds to join us in shaping the future of AI.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
oder ziehe deine Datei hierhin.
Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Director - Hardware Engineering, AI Infrastructure Systems
Director - Hardware Engineering, AI Infrastructure Systems

Axelera AI • Österreich

Hybrid
EUR 100.000 - 140.000
Attractive compensation package
Pension plan
Employee insurances
+1
Senior Silicon Physical Design Engineer – RTL to GDS (Italy)
Senior Silicon Physical Design Engineer – RTL to GDS (Italy)

Axelera AI • Wien

Hybrid
EUR 80.000 - 110.000
System Architect – Datacenter Hardware
System Architect – Datacenter Hardware

Axelera AI • Österreich

Hybrid
EUR 80.000 - 120.000
Pension plan
Employee insurance
Company shares
IC Designer Analog Mixed-Signal ASICs (f/m/d)
IC Designer Analog Mixed-Signal ASICs (f/m/d)

Front Door Defense • Wien

Vor Ort
EUR 90.000 - 130.000
Senior Platform Architect, Data-Center AI Systems (Remote)
Senior Platform Architect, Data-Center AI Systems (Remote)

Axelera AI • Österreich

Hybrid
EUR 80.000 - 120.000
Pension plan
Employee insurance
Company shares
Senior R&D Service Engineer: IC Design Flow (all genders)
Senior R&D Service Engineer: IC Design Flow (all genders)

Silicon Austria Labs GmbH • Linz

Vor Ort
EUR 62.000 - 82.000
Relocation support
Training opportunities
Work-life balance
+2
IC Designer Analog Mixed-Signal ASICs (f/m/d)
IC Designer Analog Mixed-Signal ASICs (f/m/d)

Broadcom • Wien

Vor Ort
EUR 70.000 - 105.000
Staff Engineer Design Automation (f/m/div)
Staff Engineer Design Automation (f/m/div)

Infineon Technologies AG • Graz

Vor Ort
EUR 65.000 - 90.000
Principal Analog IC Designer
Principal Analog IC Designer

IC Resources • Bregenz

Vor Ort
EUR 90.000 - 140.000
AI Framework Developer, Software Engineer Advanced
AI Framework Developer, Software Engineer Advanced

Siemens AG • Wien

Hybrid
EUR 71.000 - 120.000