Wireless SOC Design Verification Engineer

Apple, Inc.

Irvine (CA)

On-site

USD 175,000 - 309,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Employee stock purchase plan
Tuition reimbursement
Relocation assistance
Discretionary bonuses

Job summary

Apple’s N1 wireless chip powers connectivity across every new iPhone. As a Senior Wireless SOC Verification Engineer, you’ll own your verification scope end-to-end on a chip that ships in every new iPhone.

You’ll work across the Power Management Unit, the CPU subsystem, on-chip debug infrastructure, PCIe, bus fabric, boot and secure-boot sequencing, and peripherals like SPI and UART, choosing simulation, formal, or whichever approach is required.

Qualifications

  • BS and a minimum of 10 years relevant industry experience.
  • Proven track record of working full ASIC cycle from concept to tape-out to bring-up, including test-planning, testbench implementation, test sequence creation and debugging, and coverage closure.
  • Expertise in SystemVerilog coding and UVM methodology.

Responsibilities

  • Pair with design early shape the verification plan before RTL lands, not after.
  • Debug corner-case failures and build the models coverage or proof that catch them.
  • Verify low-power design intent using UPF within your scope.
  • Grow into formal verification as your projects call for it. The team will help you ramp up, not expect you to arrive fluent.
  • Own methodology decisions in your area, you set the approach, not just execute one.
  • Verify end-to-end WiFi and Bluetooth traffic flows, from subsystem level up through top-level SOC integration.
  • Push on AI-assisted verification, help the team find where it moves the needle.
  • Support post-silicon bring-up when your project needs it.

Skills

SystemVerilog
UVM
ASIC

Education

BS in Electrical Engineering

Tools

PCIe
UPF
Formal Verification

Job description

Wireless SOC Design Verification Engineer

Apple’s N1 wireless chip powers connectivity across every new iPhone and its successor is already taking shape. As a Senior Wireless SOC Verification Engineer, you’ll own your verification scope end-to-end on each project, from test planning through signoff. Over time, you’ll grow in two directions: deeper into the IPs and subsystems you know best, or broader across different IPs and subsystems, and across levels, from block verification up to top-level SOC integration. That choice plays out project to project, not within a single one.

Description

You’ll own your verification scope end-to-end, real stakes, real ownership, on a chip that ships in every new iPhone. You’ll work across the Power Management Unit, the CPU subsystem, on-chip debug infrastructure, PCIe, bus fabric, boot and secure-boot sequencing, and peripherals like SPI and UART, choosing simulation, formal, or whichever approach the design actually calls for. Low-power isn’t just a block, though it’s part of your scope wherever it shows up: you’ll verify power intent using UPF within your area, not just inside one IP. AI is already reshaping how we work. The team is pushing hard on AI-assisted verification, and you’ll help figure out where it fits best whether that’s test generation, debug, verification closure, or all of the above rather than inheriting a playbook someone else already wrote.

Responsibilities
  • Pair with design early shape the verification plan before RTL lands, not after.
  • Debug corner-case failures and build the models coverage or proof that catch them.
  • Verify low-power design intent using UPF within your scope.
  • Grow into formal verification as your projects call for it. The team will help you ramp up, not expect you to arrive fluent.
  • Own methodology decisions in your area, you set the approach, not just execute one.
  • Verify end-to-end WiFi and Bluetooth traffic flows, from subsystem level up through top-level SOC integration.
  • Push on AI-assisted verification, help the team find where it moves the needle.
  • Support post-silicon bring-up when your project needs it.
Minimum Qualifications
  • BS and a minimum of 10 years relevant industry experience.
  • Proven track record of working full ASIC cycle from concept to tape-out to bring-up, including test-planning, testbench implementation, test sequence creation and debugging, and coverage closure.
  • Expertise in SystemVerilog coding and UVM methodology.
Preferred Qualifications
  • Hands-on verification experience of PCIe, Bus Fabric, NOC, AHB, AXI-based bus architecture in UVM environment.
  • Experience verifying IP or top-level integration for a WiFi or Bluetooth SOC.
  • Experience with Formal Verification.
  • In-depth knowledge and experience working with low power design, UPF integration, boot-up, power-cycling, HW/FW interaction verification.
  • Experience taping out large SOC systems with embedded processor cores.
  • Should be a great teammate with excellent communication and problem-solving skills and the desire to seek diverse challenges.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,000 and $308,500, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Wireless SOC Design Verification Engineer
Wireless SOC Design Verification Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Health benefits
Stock options
Tuition reimbursement
Wireless SOC Design Verification Engineer
Wireless SOC Design Verification Engineer

Apple Inc. • Irvine (CA)

On-site
USD 123,000 - 214,000
Wireless SOC Design Verification Engineer
Wireless SOC Design Verification Engineer

Apple • Sunnyvale (CA)

On-site
USD 123,000 - 214,000
Medical and dental coverage
Retirement benefits
Employee stock programs
+2
SOC Design Verification Engineer
SOC Design Verification Engineer

Apple, Inc. • California

On-site
USD 123,000 - 214,000
Comprehensive medical and dental cover
retirement benefits
range of discounted products and free
+2
SOC Design Verification Engineer
SOC Design Verification Engineer

Apple, Inc. • Irvine (CA)

On-site
USD 123,000 - 214,000
Medical & dental coverage
Retirement benefits
Product discounts
+3
SOC Design Verification Engineer
SOC Design Verification Engineer

Apple, Inc. • United States

On-site
USD 123,000 - 214,000
Comprehensive medical and dental
Retirement benefits
Discounted products
+3
SOC Design Verification Engineer
SOC Design Verification Engineer

Apple Inc. • United States

On-site
USD 175,000 - 309,000
Medical & dental coverage
Apple stock programs
Retirement benefits
+2
SOC Design Verification Engineer
SOC Design Verification Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Medical & dental
Retirement benefits
Discounts & services
+3
Wireless SOC Verification Engineer
Wireless SOC Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 175,000 - 308,500
Medical and dental coverage
Retirement benefits
Employee stock programs
+2
SOC Design Verification Engineer
SOC Design Verification Engineer

Apple Inc. • San Diego (CA)

On-site
USD 123,000 - 214,000
Stock programs
Employee stock purchase plan
Relocation assistance
+4