Verification Infrastructure Engineer- Testbench Architecture

Advanced Micro Devices, Inc.

Town of Fishkill (NY)

On-site

USD 120,000 - 180,000

Full time

13 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Advanced Micro Devices, Inc. in Fishkill, NY seeks an experienced verification engineer to lead Zen architecture verification modernization. The role focuses on developing scalable verification frameworks, reusable C++ libraries, and automation to improve DV productivity across CPU programs.

You will collaborate with CPU design, architecture, and CAD teams, mentor engineers, and drive infrastructure roadmaps from concept through product execution in a fast-paced, collaborative environment.

Qualifications

  • Experience in CPU/SoC/IP DV with modern DV methodologies.
  • Proven ability to develop verification infrastructure and reusable libraries in C++.
  • Experience with stimulus generation, model checking, and verification automation.
  • Strong knowledge of testbench architecture and verification scalability.

Responsibilities

  • Lead the transformation and modernization of Zen architecture verification infrastructure.
  • Architect, develop, and maintain reusable C++ verification libraries for stimulus generation and model checking.
  • Drive productivity improvements through standardized verification frameworks and automation.
  • Lead strategic infrastructure initiatives including testbench modernization.
  • Collaborate with CPU design, architecture, verification, and CAD teams to deploy scalable solutions.
  • Identify opportunities to improve verification efficiency and validation quality.
  • Provide technical leadership and mentorship shaping future infrastructure roadmaps.

Skills

CPU DV
C++ libraries
Model checking
Testbench architecture

Education

BS/MS in CS/EE

Tools

C++
Python

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world's most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou'redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger- technologythat moves the world forward.Join us and, together, we'll advance your career.

THE ROLE:

We are looking for an outstanding candidate to provide technical expertise for execution on the functional verification strategy for our next generation microprocessor designs. You will maintain and improve existing functional verification methodology, improve existing infrastructure, and work on related projects and/or assignments as needed to meet team goals. Additionally, you will perform project definition, training and documentation. Finally, you will work with architects and TG/PG RTL/Designers and develop an effective working relationship with parties involved. If this sounds like you, we welcome you to apply!

THE PERSON:

The ideal candidate will have good communication skills and the ability to work with a team with varied strengths. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.

KEY RESPONSIBILITIES:
  • Lead the transformation and modernization of Zen architecture verification infrastructure by simplifying design verification (DV) methodologies and reducing verification development complexity.
  • Architect, develop, and maintain reusable C++ verification libraries for stimulus generation, model checking, and scalable verification workflows.
  • Drive productivity improvements Zen architecture and future processor programs through standardized, reusable verification frameworks and automation.
  • Lead strategic infrastructure initiatives, including AVF replacement efforts and next-generation testbench modernization.
  • Collaborate closely with CPU design, architecture, verification, and CAD teams to define and deploy scalable verification solutions.
  • Identify opportunities to improve verification efficiency, testbench maintainability, and overall validation quality across multiple programs.
  • Provide technical leadership and mentorship while influencing verification methodology, best practices, and long-term infrastructure roadmaps
PREFERRED EXPERIENCE:
  • Extensive experience in CPU, SoC, or IP Design Verification with strong understanding of modern DV methodologies and verification environments.
  • Proven expertise developing verification infrastructure, frameworks, and reusable libraries using C++.
  • Experience with stimulus generation, model checking, reference model development, and verification automation techniques.
  • Strong knowledge of testbench architecture, verification scalability, and infrastructure modernization initiatives.
  • Experience supporting complex processor or microarchitecture development programs from concept through product execution.
  • Familiarity with AVF (Architectural Vulnerability Factor) analysis, replacement initiatives, or related resilience and validation methodologies.
  • Demonstrated ability to simplify complex verification flows and drive measurable productivity improvements across engineering teams.
  • Strong software engineering skills, including object-oriented design, code quality, version control, and continuous integration practices.
  • Excellent collaboration, communication, and technical leadership skills with experience influencing cross-functional engineering organizations.
ACADEMIC CREDENTIALS:
  • BS or MS with some industry experience desired (all degrees are related to CS or EE).
LOCATION:

Fishkill, NY

This role is not eligible for Visa Sponsorship

#LI-AJ1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's 'Responsible AI Policy' is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Verification Infrastructure Engineer- Testbench Architecture
Verification Infrastructure Engineer- Testbench Architecture

Socket.dev • Town of Fishkill (NY)

On-site
USD 130,000 - 170,000
AMD Benefits
Verification Infrastructure Engineer- Testbench Architecture
Verification Infrastructure Engineer- Testbench Architecture

AMD • Town of Fishkill (NY)

On-site
USD 120,000 - 190,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 100,000 - 150,000
SoC Design Verification Engineer
SoC Design Verification Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 180,000
CPU Core Design Verification Engineer
CPU Core Design Verification Engineer

Advanced Micro Devices, Inc. • Boxborough (MA)

On-site
USD 80,000 - 120,000
Competitive benefits package
Sr. Design Verification Engineer
Sr. Design Verification Engineer

AMD • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Benefits as described in AMD benefits at a glance.
Design Verification Engineer-System Verilog/UVM
Design Verification Engineer-System Verilog/UVM

Advanced Micro Devices • San Jose (CA)

On-site
USD 95,000 - 120,000
Benefits offered as per AMD benefits at a glance.
Silicon Design Engineer
Silicon Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 100,000 - 150,000
IP Verification Engineer
IP Verification Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 180,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

AMD • City of Rochester (NY)

On-site
USD 120,000 - 180,000