Validation CAD Engineer

Apple Inc.

Cupertino (CA)

On-site

USD 180,000 - 240,000

Full time

6 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Apple Inc. in Cupertino is seeking a Formal Verification CAD engineer within the Silicon Technologies group to design and maintain verification flows for next-generation SoCs.

You will collaborate with the CAD team to build scalable tools, improve regression coverage, and help ensure high reliability across Apple’s power-efficient processors. The role emphasizes scripting (Python, Perl, Kotlin, TCL), Verilog/SystemVerilog, and testing-minded software development, with opportunities to optimize

Qualifications

  • Experience scripting in Python, Perl, Kotlin or TCL.
  • Software development experience with test in mind.
  • Knowledge in Verilog and SystemVerilog.
  • BS degree and 3+ years of relevant industry experience.

Responsibilities

  • Develop, maintain, and enhance a system executing a formal verification tool.
  • Support Jasper reset analysis, SEC and formal proofing flows.
  • Debug vendor tool problems and collaborate with designers/formal verification teams.

Skills

Python
Perl
Kotlin
TCL
Software Development with Test mindset
Verilog
SystemVerilog

Education

BS in Electrical Engineering or Computer Science

Tools

Jasper
VC Formal

Job description

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions.Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices! In the CAD organization, you will get to create new software and technologies that will enable other Apple engineers create products for millions of customers across the world.

Description

Formal Verification CAD engineering plays a major role in promoting a reliable work environment for Formal Verification teams. There are many applications within the formal verification arena that need support and development, such as formal property checking, low power, connectivity checks, sequential equivalence checking (SEC), and coverage. As member of our CAD team, you will develop, maintain, and enhance the flows that our internal teams use to create the next generation of Apple products. In addition to maintaining and enhancing our Formal Verification flow, the position offers a large variety of opportunities ranging from detailed application profiling and tuning to development of Continuous Integration/Deployment pipelines to large scale compute cluster management. You will have the opportunity to integrate your ideas and add new features to the system as well as collaborate with other CAD teams in various functional front-end areas.

Responsibilities
  • You will be responsible for developing, maintaining, and enhancing an existing system of executing a formal verification tool
  • You will help out with supporting our existing Jasper reset analysis, SEC and formal proofing flows
  • You will utilize your debugging experience to debug vendor tool problems and interact with designers/formal verification team to help solve their problems
Minimum Qualifications
  • Experience scripting in Python, Perl, Kotlin or TCL
  • Experience in Software Development with Test in-mind
  • Knowledge in Verilog and System Verilog
  • Minimum requirement of BS and 3+ years of relevant industry experience
Preferred Qualifications
  • Familiarity with Jasper or VC Formal products is highly desirable
  • Experience in formal verification is a plus
  • Prior customer support experience is a plus
  • Experience with DevOps flows is a plus
  • Comfortable with co-developing an existing system

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Validation CAD Engineer
Validation CAD Engineer

Apple Inc. • Austin (TX)

On-site
USD 129,000 - 195,000
Medical and dental coverage
Employee stock purchase plan
Relocation assistance
VLSI CAD Engineer
VLSI CAD Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 190,000
Formal Verification Engineer
Formal Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 129,000 - 195,000
GPU Formal Verification Engineer
GPU Formal Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Formal Verification Engineer
Formal Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
Formal Verification Engineer
Formal Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 160,000
CAD Engineer – Design Verification Methodology
CAD Engineer – Design Verification Methodology

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 120,000
CAD Engineer – Design Verification Methodology
CAD Engineer – Design Verification Methodology

Apple Inc. • Beaverton (OR)

On-site
USD 90,000 - 120,000
Formal Verification Engineer
Formal Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 120,000 - 190,000
FE RTL Infrastructure - CAD Engineer
FE RTL Infrastructure - CAD Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 200,000