Ultra-Low Latency FPGA Engineer for Trading Systems

Susquehanna International

Bala Cynwyd (PA)

On-site

USD 140,000 - 190,000

Full time

10 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Susquehanna International seeks an experienced FPGA Engineer to join our hardware and trading team. You will work at the intersection of hardware and software, owning hardware solutions from design to deployment in a high‑performance trading environment.

Responsibilities include partnering with researchers to translate requirements into FPGA designs, accelerating infrastructure components, and delivering production-ready hardware solutions. Prior FX/finance exposure is helpful but not required.

Qualifications

  • Bachelor's degree in Electrical Engineering, CS, Engineering, Math or related.
  • 8+ years of FPGA/ASIC architecture, design and development experience.
  • Preference for experience with high-speed interfaces such as Ethernet and PCIe.
  • Experience with high-level languages such as C#, C, or Java is a plus.

Responsibilities

  • Partner with Quantitative Researchers and Strategy Developers to translate requirements into hardware design.
  • Architect and design solutions to accelerate key areas of our infrastructure including hardware selection and key functional blocks.
  • Implement solutions from the board to API and deploy out to a production environment.
  • Work with trading teams and Strategy Developers to continue iterating and improving the performance of our hardware.

Skills

FPGA architecture
HDL: VHDL Verilog SystemVerilog
High-speed interfaces
C#/C/Java

Education

Bachelor's degree in Electrical Engineering, CS, Engineering, Math or related

Job description

Susquehanna International seeks an experienced FPGA Engineer to join our hardware and trading team. You will work at the intersection of hardware and software, owning hardware solutions from design to deployment in a high‑performance trading environment.

Responsibilities include partnering with researchers to translate requirements into FPGA designs, accelerating infrastructure components, and delivering production-ready hardware solutions. Prior FX/finance exposure is helpful but not required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Engineer — Ultra-Low Latency Trading Systems
Senior FPGA Engineer — Ultra-Low Latency Trading Systems

SIG Susquehanna • Northern (KY)

Hybrid
USD 150,000 - 190,000
Low-Latency FPGA Engineer for Trading Systems
Low-Latency FPGA Engineer for Trading Systems

Citadel Securities • New York (NY)

On-site
USD 120,000 - 180,000
Senior FPGA Engineer
Senior FPGA Engineer

Radley James • New York (NY)

On-site
USD 120,000 - 160,000
Low-Latency FPGA Engineer for Quant Trading
Low-Latency FPGA Engineer for Quant Trading

Selby Jennings • Chicago (IL)

On-site
USD 100,000 - 140,000
FPGA Engineer
FPGA Engineer

SIG Susquehanna • Northern (KY)

Hybrid
USD 150,000 - 190,000
FPGA Engineer
FPGA Engineer

Susquehanna International • Bala Cynwyd (PA)

On-site
USD 140,000 - 190,000
C++ Quant Developer: Low-Latency Trading & FPGA
C++ Quant Developer: Low-Latency Trading & FPGA

Susquehanna International Group, LLP • Bala Cynwyd (PA)

On-site
USD 180,000 - 240,000
Low-Latency FPGA Architect for Trading Systems
Low-Latency FPGA Architect for Trading Systems

Radley James • Philadelphia

On-site
USD 300,000 - 500,000
Competitive compensation
Performance-based bonuses
Collaboration with expert engineers and traders
Low-Latency C++ Engineer for Trading Systems
Low-Latency C++ Engineer for Trading Systems

Susquehanna International Group, LLP • Bala Cynwyd (PA)

On-site
USD 120,000 - 170,000
Low-Latency FPGA Engineer — Trading Systems Architect
Low-Latency FPGA Engineer — Trading Systems Architect

Optiver • Austin (TX)

On-site
USD 150,000 - 210,000
Global compensation package
Profit-sharing program
401(k) match up to 50%
+3