Senior FPGA Engineer — Ultra-Low Latency Trading Systems

SIG Susquehanna

Northern (KY)

Hybrid

USD 150,000 - 190,000

Full time

2 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Susquehanna is seeking an experienced FPGA Engineer to bridge hardware and trading, owning end-to-end hardware solutions from design to deployment. You will collaborate with researchers and developers to translate complex trading problems into scalable hardware, and help evolve ultra-low latency environments.

Ideal candidates have extensive FPGA/ASIC architecture experience, HDL expertise, and familiarity with Ethernet/PCIe interfaces, plus a degree in a related field.

Qualifications

  • 8+ years in FPGA or ASIC high level architecture, design and development using VHDL, Verilog, or SystemVerilog.
  • Experience with high-speed interfaces like Ethernet and PCIe preferred.
  • Experience with languages like C#, C, or Java is a plus.
  • Bachelor’s degree in Electrical Engineering, Computer Science, Engineering, Mathematics or related discipline or equivalent.

Responsibilities

  • Partner with Quant Researchers and Strategy Developers to translate requirements into hardware design.
  • Architect and design solutions to accelerate infrastructure, including hardware selection and functional blocks.
  • Implement solutions from board to API and deploy to production environment.
  • Collaborate with trading teams to iterate and improve hardware performance.

Skills

FPGA/ASIC architecture
HDL languages (VHDL/Verilog/SystemVeri
High-speed interfaces (Ethernet/PCIe)
Programming in C#/C/Java

Education

Bachelor’s degree in Electrical Engineering/CS/Engineering/Math or related

Job description

Susquehanna is seeking an experienced FPGA Engineer to bridge hardware and trading, owning end-to-end hardware solutions from design to deployment. You will collaborate with researchers and developers to translate complex trading problems into scalable hardware, and help evolve ultra-low latency environments.

Ideal candidates have extensive FPGA/ASIC architecture experience, HDL expertise, and familiarity with Ethernet/PCIe interfaces, plus a degree in a related field.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Engineer
Senior FPGA Engineer

Radley James • New York (NY)

On-site
USD 120,000 - 160,000
FPGA Engineer
FPGA Engineer

SIG Susquehanna • Northern (KY)

Hybrid
USD 150,000 - 190,000
Low-Latency FPGA Engineer for Quant Trading
Low-Latency FPGA Engineer for Quant Trading

Selby Jennings • Chicago (IL)

On-site
USD 100,000 - 140,000
Latency-Optimized FPGA Engineer for High-Frequency Trading
Latency-Optimized FPGA Engineer for High-Frequency Trading

Neutral Street • Chicago (IL)

On-site
USD 120,000 - 210,000
Low-Latency FPGA Engineer for Trading Systems
Low-Latency FPGA Engineer for Trading Systems

Citadel Securities • New York (NY)

On-site
USD 120,000 - 180,000
Lead FPGA Design Engineer - Ultra-Low Latency Trading
Lead FPGA Design Engineer - Ultra-Low Latency Trading

HPR • Needham (MA)

On-site
USD 100,000 - 130,000
Senior FPGA Architect - Low-Latency Trading Systems
Senior FPGA Architect - Low-Latency Trading Systems

DRW Holdings, LLC. • City of Amsterdam (NY), Northern (KY)

Hybrid
USD 130,000 - 190,000
Senior FPGA Architect - High-Performance Trading Systems
Senior FPGA Architect - High-Performance Trading Systems

Anysilicon • Needham (MA), Northern (KY)

Hybrid
USD 130,000 - 180,000
Senior FPGA Engineer for Latency-Sensitive Trading Tech
Senior FPGA Engineer for Latency-Sensitive Trading Tech

Capital Markets Recruitment • United States

On-site
USD 350,000 - 750,000
401(k)
Pension plan
Medical insurance
Senior FPGA Architect for Ultra-Low-Latency Trading
Senior FPGA Architect for Ultra-Low-Latency Trading

CTC Lateral - Website & LinkedIn • Chicago (IL)

Hybrid
USD 225,000 - 250,000
Generous time off
Insurance coverage
Paid parental leave
+2