Test Design Engineer

APR Consulting

Harrisburg (Dauphin County)

Remote

USD 130,000 - 170,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical insurance
Vision insurance
401(k)

Job summary

APR Consulting is seeking a DFT (Design for Test) Engineer to join an aerospace client's ASIC design team in Harrisburg, PA. Candidates should have a Bachelor's degree in Electrical or Computer Engineering and at least 8 years of relevant experience, with proficiency in VHDL, Verilog, and DFT methodologies. The role involves developing DFT architecture, collaboration across teams, and adhering to the ASIC development process, offering a contract position with competitive pay.

Qualifications

  • Bachelor's degree in Electrical or Computer Engineering with 8+ years of experience.
  • Experience in the full product life cycle of ASIC Design.
  • Familiarity with hierarchical scan testing, IEEE-1500, IEEE-1687, JTAG IEEE-1149.1 and IEEE-1149.6.
  • Effective communication and presentation skills.

Responsibilities

  • Responsible for DFT (Design for Testability) aspects of ASIC Design.
  • Develop DFT architecture and provide detailed documentation.
  • Collaborate across different teams to accomplish goals.

Skills

VHDL
Verilog
System Verilog
HDL
Tcl
Python
Perl
Technical Problem Solving

Education

Bachelor's Degree in Electrical or Computer Engineering
Master's Degree in Electrical or Computer Engineering

Tools

Cadence tools
Mentor test insertion and ATPG tools

Job description

This range is provided by APR Consulting. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range

$62.99/hr - $81.38/hr

Direct message the job poster from APR Consulting

An aerospace client is looking for a DFT (Design for Test) Engineer to join our highly qualified, diverse individuals as part of our client’s ASIC design team.

Location: Harrisburg, PA 17101 (Remote)

Position: DFT (Design for Test) Engineer

Pay Rate: $62.99 - $81.38/hr. on W2 (DOE)

Duration: 12 months or longer

Schedule: 9x80 A

Shift: 1st Shift

Responsibilities:

  • Responsible for DFT (Design for Testability) aspects of ASIC Design thorough understanding of digital design concepts
  • Adhering to Northrop Grumman ASIC development process.
  • Knowledgeable in VHDL, Verilog or System Verilog RTL coding and highly proficient in DFT methodologies.
  • Responsible for operating in a team environment and collaborating across the different teams as required to accomplish the goals.
  • Typical day look like: Develop DFT architecture, provide detailed documentation and work with wider Digital designers to drive the implementation.

Qualifications:

  • Bachelor's degree in Electrical or Computer Engineering with 8+ years’ experience.
  • Bachelor’s degree with 8 years of experience, a Master’s degree with 6 years of experience
  • Experience in full product life cycle of ASIC Design.
  • Experience with Cadence and/or Mentor test insertion and ATPG tools.
  • Experience with hierarchical scan testing, IEEE-1500 and/or IEEE-1687, test compression, JTAG IEEE-1149.1 and IEEE-1149.6 (AC JTAG).
  • Experience with memory BIST and logic BIST.
  • Experience generating test patterns and analyzing and debugging test failures.
  • Experience working with test engineers to implement ATPG vectors on tester hardware.
  • Proficiency in HDL (VHDL/Verilog/System Verilog) and scripting languages such as Tcl, Python or Perl.
  • Effective communication and presentation skills and high proficiency in technical problem solving.

Preferred Qualifications

  • Master's Degree in Electrical or Computer Engineering
  • Expertise of using Cadence Modus DFT tools
  • Knowledge of Synthesis, P&R and Static Timing Analysis would be a plus

About our client:

Our client is a world leader and premier innovator in aerospace, with over 100,000 top talent employees providing the most advanced products and technologies in the industry. With numerous awards and recognitions, they offer continuous growth, learning, and development for their employees.

About APR:

Since 1980 APR Consulting, Inc. has provided professional recruiting and contingent workforce solutions to a diverse mix of clients, industries, and skill sets nationwide.

We are an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law.

Don't miss out on this amazing opportunity! If you feel your experience is the match for this position please apply today and join our team. We look forward to working with you!

Seniority level
  • Seniority level
    Mid-Senior level
Employment type
  • Employment type
    Contract
Job function
  • Job function
    Information Technology
  • Industries
    Aviation and Aerospace Component Manufacturing, Defense and Space Manufacturing, and Manufacturing

Referrals increase your chances of interviewing at APR Consulting by 2x

Inferred from the description for this job

Medical insurance

Vision insurance

401(k)

Get notified about new Test Design Engineer jobs in Harrisburg, PA.

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Network Engineer
Principal Network Engineer

APR Consulting • San Diego (CA)

On-site
Medical insurance
Vision insurance
401(k)
Field-Programmable Gate Arrays Engineer
Field-Programmable Gate Arrays Engineer

Akkodis • Grand Rapids (MI)

On-site
401K plan
Medical insurance
Dental insurance
+2
Mixed-Signal Test and Applications Engineer
Mixed-Signal Test and Applications Engineer

Dataforth Corporation • Tucson (AZ)

On-site
USD 75,000 - 110,000
401k plan with company match
Profit sharing
Tuition reimbursement
+3
Sr. System Test Engineer – Aerospace Manufacturing
Sr. System Test Engineer – Aerospace Manufacturing

ALIGN Executive Search • California (MO)

On-site
USD 130,000 - 160,000
Matching 401k plan
Medical insurance
Vision insurance
+2
Digital Design Engineer - Engineering Specialist
Digital Design Engineer - Engineering Specialist

The Aerospace Corporation • Houston (TX)

On-site
USD 129,000 - 194,000
Comprehensive health care
401(k) Plan
Relocation assistance
Electronic Technician
Electronic Technician

APR Consulting • Buffalo (NY)

On-site
USD 49,000 - 66,000
Senior Test Software Engineer
Senior Test Software Engineer

Industrious Ventures • Longmont (CO)

On-site
USD 110,000 - 135,000
Unlimited PTO
Parental Leave
Health Insurance
+5
Digital Design Engineer - Engineering Specialist
Digital Design Engineer - Engineering Specialist

The Aerospace Corporation • Center (TX)

On-site
USD 129,000 - 194,000
Comprehensive health care
401(k) plan with company match
Relocation assistance
+3
FPGA & Firmware Engineer — Hybrid (Philadelphia)
FPGA & Firmware Engineer — Hybrid (Philadelphia)

Lockheed Martin • Bellmawr (NJ)

On-site
FPGA/Firmware Engineers in NY, NJ & PA
FPGA/Firmware Engineers in NY, NJ & PA

Lockheed Martin • Bellmawr (NJ)

On-site