Staff SoC DFT Engineer, HBM

Micron Technology, Inc.

Town of Texas (WI)

On-site

USD 120,000 - 170,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Micron Technology, Inc. is seeking an experienced design-for-test (DFT) engineer to own SoC-level DFT architecture and implementation for high‑bandwidth memory (HBM) base‑die designs. You will work with RTL, synthesis, STA, and physical design teams to ensure manufacturability and silicon bring‑up.

This role requires hands‑on DFT expertise (scan, MBIST/LBIST, boundary scan/JTAG, ATPG), strong collaboration across global teams, and a drive to innovate for future HBM generations.

Qualifications

  • Strong hands-on experience with SoC design for test (DFT) architecture and implementation, including scan insertion, MBIST/LBIST concepts, boundary scan (JTAG), and ATPG.
  • Experience across RTL-to-GDS flows with synthesis, STA, and physical design collaboration.
  • Proficiency with industry-standard EDA tools from Siemens, Synopsys, and Cadence for DFT and implementation.
  • Bachelor's degree in Electrical or Computer Engineering or related field.

Responsibilities

  • Own SoC-level DFT architecture and implementation for HBM base-die designs.
  • Define and drive DFT architecture early in the design cycle with SoC integration in mind.
  • Implement and integrate DFT logic at block, subsystem, and full-chip levels with RTL/SoC teams.
  • Execute and sign off DFT flows including ATPG readiness and coverage closure.
  • Collaborate with physical design teams to optimize DFT for placement, routing, timing, and signoff.
  • Coordinate with verification, product engineering, test, and manufacturing for testability and post-silicon bring-up.

Skills

SoC DFT architecture
Scan insertion
MBIST/LBIST
JTAG boundary scan
ATPG
RTL-to-GDS workflows
Synthesis/STA/Physical collaboration
Scripting (Python/Tcl/Perl)

Education

Bachelor's degree in Electrical/Computer Engineering or related

Tools

Siemens EDA
Synopsys
Cadence

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

You will join an inclusive, innovation‑driven team focused on building technologies that power virtual reality, neural networks, and next‑generation computing. In this role, you will own design for test (DFT) solutions for complex high‑bandwidth memory (HBM) system‑on‑chip (SoC) base‑die designs. Your work will directly enable manufacturability, quality, and successful silicon bring‑up across current and future HBM generations.

Job Description
  • Own SoC‑level design for test (DFT) architecture and implementation, including scan, memory built‑in self‑test (MBIST), logic built‑in self‑test (LBIST) where applicable, boundary scan (Joint Test Action Group, JTAG), and test access architectures for HBM base‑die designs.
  • Define and drive DFT architecture early in the design cycle, ensuring alignment with SoC integration, floorplanning, timing, power, and physical design requirements.
  • Implement and integrate DFT logic at block, subsystem, and full‑chip levels while partnering closely with register‑transfer level (RTL) design and SoC integration teams.
  • Execute and sign off DFT flows, including linting, clock‑domain crossing (CDC) checks, DFT rule checks, automatic test pattern generation (ATPG) readiness, and coverage closure.
  • Collaborate with physical design teams to optimize DFT solutions for placement, routing, timing closure, and design rule check/layout versus schematic (DRC/LVS) signoff.
  • Work with verification, product engineering, test, probe, and manufacturing teams to ensure testability, diagnosability, smooth pre‑silicon debug, and post‑silicon bring‑up.
  • Partner with computer‑aided design (CAD) and methodology teams to standardize and improve DFT flows, contribute to cross‑group technical reviews, mentor engineers as appropriate, and drive innovation for future HBM generations.
Minimum Qualifications
  • Strong hands‑on experience with SoC design for test (DFT) architecture and implementation, including scan insertion, MBIST/LBIST concepts, boundary scan (JTAG), and ATPG.
  • Experience working across full RTL‑to‑GDS SoC flows and collaborating with synthesis, static timing analysis (STA), and physical design teams.
  • Proficiency using industry‑standard electronic design automation (EDA) tools from Siemens, Synopsys, and/or Cadence for DFT and implementation.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
  • Seven or more years of relevant experience in SoC design, DFT, or implementation for complex digital application‑specific integrated circuits (ASICs) or SoCs.
Preferred Qualifications
  • Experience with large, complex SoCs that integrate multiple intellectual property (IP) blocks and subsystems.
  • Strong RTL debugging, design analysis, and problem‑solving skills.
  • Experience using scripting languages such as Python, Tcl, or Perl for flow automation.
  • Ability to communicate clearly and collaborate effectively across global, cross‑functional teams.
  • Familiarity with memory systems such as dynamic random‑access memory (DRAM), high‑bandwidth memory (HBM), and related JEDEC specifications.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here. (http://www.justice.gov/crt/worker-information)

To learn more about Micron, please visit micron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff SoC DFT Engineer, HBM
Staff SoC DFT Engineer, HBM

Micron Technology • Folsom (CA)

On-site
USD 140,000 - 190,000
Staff SoC DFT Engineer, HBM
Staff SoC DFT Engineer, HBM

Micron Technology, Inc. • Folsom (CA)

On-site
USD 146,000 - 247,000
MTS SoC DFT Engineer, HBM
MTS SoC DFT Engineer, HBM

Micron Technology, Inc. • Richardson (TX)

On-site
USD 199,000 - 347,000
Medical, dental & vision
Paid time off
Paid holidays
New College Grad - Engineer - HBM Design for Test (DFT)
New College Grad - Engineer - HBM Design for Test (DFT)

Micron Technology • Richardson (TX)

On-site
USD 120,000 - 170,000
Medical plans
Dental and vision plans
Paid time off
+1
Staff SoC DFT Engineer, HBM Richardson, Texas, United States of America
Staff SoC DFT Engineer, HBM Richardson, Texas, United States of America

Micron Memory Malaysia Sdn Bhd • Richardson (TX)

On-site
USD 140,000 - 190,000
MTS SoC DFT Engineer, HBM
MTS SoC DFT Engineer, HBM

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 199,000 - 347,000
Health benefits
Bonus eligibility
Equity
Staff HBM Design Architect - DFT
Staff HBM Design Architect - DFT

Micron Technology, Inc. • Richardson (TX)

On-site
USD 146,000 - 297,000
MTS SoC DFT Engineer, HBM Richardson, Texas, United States of America + 1 more Posted a day ago
MTS SoC DFT Engineer, HBM Richardson, Texas, United States of America + 1 more Posted a day ago

Micron Technology, Inc. • Richardson (TX), Northern (KY)

Hybrid
USD 199,000 - 347,000
Medical benefits
Dental and vision plans
Paid time off
Principal DFT Engineer, HBM
Principal DFT Engineer, HBM

Micron Technology • Folsom (CA)

On-site
USD 146,000 - 309,000
Senior Engineer - HBM Design for Test (DFT) Richardson, Texas, United States of America
Senior Engineer - HBM Design for Test (DFT) Richardson, Texas, United States of America

Micron Technology, Inc • Richardson (TX)

On-site
USD 120,000 - 180,000