Staff Signal Integrity Engineer

Arm

San Jose (CA)

On-site

USD 209,000 - 283,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Arm is seeking a Staff Signal Integrity Engineer to lead design, modeling, and validation of high-speed interconnects for next-generation AI superchips and data-center platforms. The role spans silicon, advanced packaging, PCB, and system-level interconnects to ensure robust electrical performance and signaling reliability.

You will drive channel analysis for DDR5/LPDDR, PCIe/CXL, Ethernet, and SerDes, develop EM and IBIS models, and collaborate across teams to achieve design-for-sign-off.

Qualifications

  • BS/MS/PhD in Electrical Engineering or related field.
  • 8+ years in high-speed SI engineering, semiconductor packaging, or system-level electrical design.

Responsibilities

  • Drive SI design, modeling, simulation, and validation across SoC, packaging, PCB, and system interconnects.
  • Perform high-speed channel analysis and optimization for DDR5/LPDDR, PCIe/CXL, Ethernet, D2D, and SerDes interfaces.
  • Develop and validate EM, S-parameter, IBIS/IBIS-AMI, and behavioral models for chip-to-chip and chip-to-memory interfaces.
  • Lead SI optimization including insertion loss, return loss, crosstalk, impedance discontinuities, equalization, and BER-based eye-margin analysis.
  • Collaborate with silicon PHY, package, PCB, architecture, and validation teams to drive SI design guidelines and SI-to-silicon correlation.
  • Support advanced packaging technologies including chiplets, interposers, high-density substrates, and heterogeneous integration.

Skills

High-speed SI
SI design
3D electromagnetic modeling
Analytical problem-solving

Education

BS/MS/PhD in Electrical Engineering

Tools

Ansys HFSS
SIwave
Keysight ADS

Job description

We are seeking an expert Staff Signal Integrity Engineer to drive signal integrity (SI) design, simulation, optimization, and validation for next-generation AI Superchip and data center computing platforms. This role focuses on high-speed interconnects across silicon, sophisticated packaging, and system platforms, ensuring robust electrical performance, design efficiency, and reliable high-speed signaling!

Location: We are open to hiring in either Chandler, AZ or San Jose, CA.

Responsibilities
  • Drive SI design, modeling, simulation, and validation across SoC, advanced 2.5D/3D packaging, PCB, and system-level interconnects!
  • Perform high-speed channel analysis and optimization for DDR5/LPDDR, PCIe/CXL, Ethernet, die-to-die (D2D), and next-generation SerDes interfaces.
  • Develop and validate electromagnetic (EM), S-parameter, IBIS/IBIS-AMI, and behavioral models for chip-to-chip and chip-to-memory interfaces.
  • Lead signal integrity optimization, including insertion loss, return loss, crosstalk, impedance discontinuities, equalization, and BER-based eye-margin analysis.
  • Collaborate with silicon PHY, package, PCB, architecture, and validation teams to drive SI design guidelines, simulation-to-silicon correlation, and electrical sign-off.
  • Support advanced packaging technologies, including chiplets, interposers, high-density substrates, and heterogeneous integration.
Required Skills and Experience
  • BS/MS/Ph.D. in Electrical Engineering or a related field.
  • 8+ years of experience in high-speed signal integrity engineering, semiconductor packaging, or system-level electrical design.
  • Strong expertise in SI simulation and 3D electromagnetic modeling tools such as Ansys HFSS, SIwave, Keysight ADS, or equivalent.
  • Solid understanding of high-speed I/O signaling, transmission lines, S-parameters, crosstalk, equalization, and timing/BER analysis.
  • Experience with advanced packaging, DDR/LPDDR memory interfaces, PCIe/CXL, and high-speed SerDes technologies.
  • Strong analytical, problem-solving, and multi-functional teamwork skills.
"Nice To Have" Skills and Experience

Experience with AI/HPC supercomputing platforms, advanced chiplet integration, package-to-board co-design, silicon bring-up, and simulation-to-measurement correlation.

Salary Range

$209,100-$282,900 per year

Our 10x Mindset

At Arm, we believe progress happens when people are empowered to think bigger and push beyond what seems possible. Our 10x mindset is about curiosity, ambition and creating impact that will be used by millions. We learn fast, prioritise collaboration and turn bold ideas into real technology. We look for people who are inspired by this way of working and want to grow in an environment where bold ideas are welcomed. Discover how the 10x mindset shapes life at Arm: https://careers.arm.com/10x-mindset

Use of AI in Your Application

At Arm, we embrace the benefits AI can bring, including in recruitment. You may use AI to support your preparation, such as improving the clarity of written responses, practicing interview questions, or learning more about our industry. However, your application and interview responses must reflect your own thinking, experience, and abilities. We want to understand your authentic perspective, creativity, and approach to problem solving. As such, you may not use AI to complete assigned tasks as part of any assessments. If you plan to use AI-supported or assistive technologies as part of a reasonable adjustment, please contact accommodations@arm.com so we can support you.

Recruitment Adjustments and Accommodations

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com . To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working

Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Signal Integrity Engineer
Staff Signal Integrity Engineer

Arm • Chandler (AZ)

On-site
USD 209,000 - 283,000
Staff Signal Integrity Engineer
Staff Signal Integrity Engineer

Arm • United States

On-site
USD 209,000 - 283,000
Principal High-Speed I/O Architect (PCIe, CXL, UA Link)
Principal High-Speed I/O Architect (PCIe, CXL, UA Link)

ARM • Austin (TX)

On-site
USD 250,000 - 338,000
Principal SoC Design Engineer
Principal SoC Design Engineer

ARM • San Diego (CA)

Hybrid
USD 250,000 - 338,000
Annual bonus
RSUs
401k matching
+3
Senior Design Engineer
Senior Design Engineer

ARM • San Diego (CA)

On-site
USD 162,000 - 219,000
RSUs
401k matching
PTO
+1
Staff Package Layout Engineer
Staff Package Layout Engineer

Arm • San Jose (CA)

On-site
USD 209,000 - 283,000
Staff Package Layout Engineer
Staff Package Layout Engineer

Arm • Chandler (AZ)

On-site
USD 209,000 - 283,000
Principal SoC Performance Architect – Next-Generation Server Platforms
Principal SoC Performance Architect – Next-Generation Server Platforms

Arm • Austin (TX)

Hybrid
USD 250,000 - 338,000
Principal TPIP/HSIO Engineer
Principal TPIP/HSIO Engineer

ARM • San Jose (CA)

Hybrid
USD 263,000 - 355,000
Advance Node Technology Enablement Engineer
Advance Node Technology Enablement Engineer

Arm • San Diego (CA)

Hybrid
USD 130,000 - 176,000